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The digital information processing system has benefited tremendously from the 
invention and development of complementary metal-oxide-semiconductor (CMOS) 
integrated circuits. The relentless scaling of the physical dimensions of transistors has 
been consistently delivering improved overall circuit density and performance every 
technology generation. However, the continuation of this trend is in question for silicon-
based transistors when quantum mechanical tunneling becomes more relevant; further 
scaling in feature sizes can lead to increased leakage current and power dissipation. 
Numerous research efforts have been implemented to address these scaling challenges, 
either by aiming to increase the performance at the transistor level or to introduce new 
functionalities at the circuit level. In the first approach, novel materials and device 
structures are explored to improve the performance of CMOS transistors, including the 
use of high-mobility materials (e.g. III-V compounds and germanium) as the channel, and 
multi-gate structures. On the other hand, the overall circuit capability could be increased 
if other state variables are exploited in the electronic devices, such as the electron spin 
degree of freedom (e.g. spintronics).   
Here we explore the potential of germanium nanowires in both CMOS and 
beyond-CMOS applications, studying the electronic and spintronic transport in this 
material system. Germanium is an attractive replacement to silicon as the channel 
 viii 
material in CMOS technology, thanks to its lighter effective electron and hole mass. The 
nanowire structures, directly synthesized using chemical vapor deposition, provide a 
natural platform for multi-gate structures in which the electrostatic control of the gate is 
enhanced. We present the realization and scaling properties of germanium-silicon-
germanium core-shell nanowire n-type, Ω-gate field-effect transistors (FETs). By 
studying the channel length dependence of NW FET characteristics, we conclude that the 
intrinsic channel resistance is the main limiting factor of the drive current of Ge NW n-
FETs. 
Utilizing the electron spins in semiconductor devices can in principle enhance 
overall circuit performance and functionalities. Electrical injection of spin-polarized 
electrons into a semiconductor, large spin diffusion length, and an integration friendly 
platform are desirable ingredients for spin based-devices.  Here we demonstrate lateral 
spin injection and detection in Ge NWs, by using ferromagnetic metal contacts and tunnel 
barriers for contact resistance engineering. We map out the contact resistance window for 
which spin transport is observed, manifestly showing the conductivity matching required 
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 1.1. SCALING AND ITS CHALLENGES
Recent years have seen the 
advancement in the Si-based, metal
(MOSFETs), the building block of modern integrated circuits. The 
performance has largely followed the “Moore’s Law” for the past 40 years, in which it is 
conjectured that the number of transistors per unit area will double
two years (Fig. 1-1) [1]. This trend can also be observed in the evolution of static random 
memory (SRAM), as shown in Fig. 1
Figure 1-1. Number of transistors on Intel CPU’s over the ye
adapted from Ref. 
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Figure 1-2. The key dimensional scaling is consistently achieved in every generation of 
SRAM. (Figure and caption adapted from Ref. 
At first, continuous performance gain, as well as improvements in power 
consumption and production cost, can be achieved by simply scaling down the 
dimensions of transistors, without modifying 
proposed scaling guidelines aim
scaling various device parameters simultaneously with 
length (L), drain voltage (V
results of this practice include an increase in operating speed and packing d




channel materials or structures. The 
 to maintain a constant electric field in the channel by 
a factor κ, such as the channel 
), and oxide thickness (tox) [3], as shown in Fig. 1
 as the technology node progresses [4].  
physical 
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Figure 1-3. Illustration of a MOSFET with 
rules [3].  
However, in the early 2000s, the thickness of the gate ox
be further reduced without drawing too much gate leakage current; device performance 
can no longer be improved by merely decreasing its geometrical parameters 
then, various performance “boosters” have been introduced into the fabrication processes 
in order to further improve the performance of 
Fig. 1-4. Strained channel was first implemented in the 90 nm technology node
followed by the use of high-
geometry in the 22 nm node [7]
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Figure 1-4. The evolution of transistors on Intel CPU’s. New materials and device 
architectures are introduced along with
adapted Ref. [1], [8]
The performance enhancement due to each process innovation can be seen in Fig. 
1-5, which shows the ON-
corresponding contributions from each technology innovations
trend is challenged by both
already aggressively scaled devices
decrease in the stress level induced by the overlayer fil
carrier mobility and drive current 
source/drain (S/D) footprint, which may limit the contact area for S/D metals, resulting in 
larger contact resistance and lower drive current. Among these “nonscaling” factors 
the loss of control of gate over the channel is the most critical. As the channel length 
decreases, the depletion region from the drain extends into the chan
channel electrostatics. This is termed as the short
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 the scaling of transistors. (Figure 
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expressions include threshold voltage shift with drain bias and higher OFF
etc. [10]. As the technology node approaches
for high performance, low power devices surging, it is questionable 
performance can continue the scaling trend in Si
we discuss possible options that may keep improving the performance and functionalities 
of integrated circuits, including using germanium as the channel material, adopting multi
gate structure, and a paradigm shift into
freedom. 
 
Figure 1-5. The drive current of a typical 
contribution due to various process innovations are labeled. (Figure adapted 
from Ref. [12]) 
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the channel with high-mobility materials can further increase drain current and reduce 
gate delay [4]. Novel channel materials with intrinsically higher electron and hole 
mobilities, such as Ge, SixGe1-x, III-V compounds, graphene and carbon nanotubes have 
all been considered possible candidates for future MOSFET building blocks. Figure 1-6 
shows the comparison of carrier mobilities among some major semiconductor materials 
[13]. Germanium is of particular interest since its electron and hole mobilities are all 
higher than those of Si, and the difference between two carrier polarities is the smallest, 
which can in principle simplify the design and fabrication of CMOS circuits.  
 
Figure 1-6. Bulk electron and hole mobility of major undoped semiconductors. Note that 
Ge has the highest hole mobility and the smallest disparity between the 
electron mobility. (Figure adapted from Ref. [13]) 
Another advantage of Ge to other candidates is that being a group IV 
semiconductor, it is compatible to current Si-technology. Moreover, the ability to grow 
SixGe1-x alloy also enables the possibility of strain and bandgap engineering [13], [14].  
 
1.3. MULTI-GATE STRUCTURES
Planar MOSFET scaling slows down partially 
gate does not have full electrostatic control of the channel at short
which the drain voltage affects the 
coupling between the gate and channel can be improved by the use of multi
structures. Examples include double
all-around (GAA) FETs, as shown in Fig. 1
 
Figure 1-7. Multi-gate FET structures that can reduce short
caption adapted from Ref. 
Devices adopting multi
counterparts, show steeper sub
current [1]. Among the structures shown in Fig. 1
ultimate electrostatic control within the technology 
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-channel effect. (Figure and 
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-gate structures, when compared to their
-threshold slope, less OFF-state leakage, and higher drive 
-7, the GAA structure provides the 
[2], [15]. Semiconductor nanowires 








grow radially [16], [17] and axially [18] heterogeneous structures in NWs, which can be 
used in strain and bandgap engineering. 
1.4. SPIN AS COMPUTATIONAL VARIABLES 
Instead of keeping focus on the transistor performance, one can introduce new 
functionalities into MOS-based technology to improve the overall circuit performance.  
For decades the logic operations in electronics are performed using the “charge” 
properties of electrons. However, the “spin” degree of freedom has largely been 
overlooked. By using spin as a computational variable in electronic devices (i.e. 
spintronics), it is possible to perform logic, communication and storage functions all 
within the semiconductor technology [19], [20]. Various advantages, such as greater 
computational capability, nonvolatile information storage, and reconfigurable output 
characteristics, etc. are expected in spintronics [19], [21], [22]. In this section below, we 
briefly introduce the area of spintronics and the principles of spin-based transistors.  
The emergence of modern-day spintronics can be attributed to the discovery of 
giant magnetoresistance (GMR) effects, in which the resistance of a multilayer of 
magnetic and nonmagnetic metals depends strongly on the magnetization configurations  
[23]. Later the tunneling magnetoresistance (TMR) in magnetic tunnel junctions (MTJ) 
steadily increase with the advances in theoretical understanding and process technology, 
reaching more than 400% at room temperature [24]. These metal-based spintronic 
devices have found applications in hard disk write heads, magnetic random access 
memory (MRAM), etc. The interest in utilizing the spin degree of freedom in 
semiconductor devices started when the concept of the “spin-FET” was introduced [25]. 
The proposed device, similar to typical MOSFETs, uses semiconductor (preferably III-V 
compounds for their strong spin-orbit coupling) as the channel material. The source/drain 
 
regions, instead of normal semiconduc
magnetization directions in parallel alignment
exploits the Rashba spin-orbit coupling in the 
device resistance. The injected electr
source, and travel toward the drain ballistically in the 
voltage, the electrons see an effective magnetic field in the direction of 
orbit coupling in the channel, which causes 
The drain current is high (low) when arrive
parallel) to that of the drain. 
Though the Datta-Das proposal ignited intense interest in semicond
spintronics, it was later realized that the spin
The conceptual device requires a channel long enough for the electron spins to make at 
least one 180° precession. Even in a material and structure with large
the length scale is still expected to be 
applications of spin-FETs in large
 
Figure 1-8. Schematic of the Datta
Other semiconductor devices utilizing spin as the information car
proposed, such as spin-MOSFETs 
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semiconductor channel to control the 
ons have spin directions parallel to that of the 
k-direction. By applying a gate 
Ω due to the spin
precession of the electron spins during transit. 
d electrons have spin direction parallel (anti
-FET has a fundamental issue in scalability. 
 spin-orbit coupling, 
on the order of 100 nm [26]. This limits the 
-scale integrated circuits.  
 
-Das spin-FET. (Figure adapted from Ref. 







rier are later 
. The basic 
 
principles of a spin-MOSFET are
voltage controls the inversion charge density
similar to a Datta-Das spin-FET, the S/D are composed of ferromagnetic materials such 
that the injected carriers are spin
magnetization of the drain can be flipped, resulting in either parallel or anti
magnetization configurations
Figure 1-9. Schematic of a spin
materials and the magnetization directions can be configured to parallel or 
anti-parallel alignments
Figure 1-10. Calculated output characteristics of a spin
polarization of the S/
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 the same as those of a traditional MOSFET:
, and hence the channel conductivity. But 
-polarized. The key difference here is
 for the S/D, as shown in Fig. 1-89.  
 
-MOSFET. The S/D are composed of ferromagnetic 
. (Figure adapted from Ref. [22]) 
 
-MOSFET, assuming 100% spin
D. (Figure and caption adapted from Ref. [22]
 the gate 





The theoretical output characteristics of a spin-MOSFET is demonstrated in Fig. 
1-10. The drain current (ID) shows two group of traces based on the magnetization 
configurations: P for parallel and AP for anti-parallel. These results suggest that the spin-
MOSFETs exhibit reconfigurable output characteristics, and can be used as the building 
blocks of logic applications. Moreover, unlike a spin-FET, it is preferable for the channel 
material to have weak spin-orbit coupling such that the injected carriers can retain the 
spin polarization while traveling toward the drain [22]. Conventional group IV 
semiconductors, e.g. Si and Ge, thanks to their inversion-symmetric crystal structure and 
natural abundance of isotopes with zero-nuclear spins, have weak spin-orbit coupling and 
long spin relaxation time. This suggests that part of the fabrication process of a spin-
MOSFET can be readily integrated to current CMOS technology.  
1.5. ROLE OF GERMANIUM NANOWIRES IN BEYOND CMOS DEVICES 
In the previous sections, we listed potential routes to continuous performance 
scaling for integrated circuits: adopting multi-gate structures and novel channel materials 
for MOS-based devices, or a paradigm shift to spin-based devices. In the following 
chapters, we investigate the potential of germanium nanowires as the building block for 
these new devices.   
Germanium has attracted interest as a replacing material for the Si-channel, 
thanks to its lighter effective electron/hole masses and its compatibility with Si 
technology. However, due to the larger dielectric constant and smaller band gap 
compared to those of Si, aggressively scaled planar Ge MOSFETs suffer from greater 
short-channel effects and larger OFF-state leakage current. The multi-gate structure can 
efficiently enhance the electrostatic control of gate over the channel, reducing the short-
channel effects and increasing the scalability of Ge-based devices. Indeed, recent studies 
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have reported p- and n-type Ge FinFETs fabricated by top-down approaches [28]–[30], 
suggesting that Ge can serve as the material of choice for future logic devices. 
Germanium nanowires, on the other hand, are inherently compatible with the GAA 
structure, in which electrostatic coupling from the gate is maximized. In Chapter 2 we 
investigate the potential of this material system for complimentary MOS technology by 
demonstrating the n-channel operation in Ge-SixGe1-x core-shell NW FETs. 
We subsequently study the spin-polarized transport in Chapter 3, introducing 
possible spin relaxation mechanisms in semiconductors. Detailed spin relaxation 
processes in germanium, such as intervalley and intravalley spin scattering, will also be 
discussed. The standard model of spin injection from ferromagnetic metals into 
semiconductors will be presented. 
In Chapter 4, we demonstrate lateral spin injection and detection in germanium 
nanowires, by using ferromagnetic metal contacts and tunnel barriers for contact 
resistance engineering.  Using data measured from over hundred samples, we map out the 
contact resistance window for which lateral spin transport is observed, manifestly 
showing the conductivity matching required for spin injection.  Our analysis, based on 
the spin diffusion theory, indicates that the spin diffusion length is larger than 100 µm in 
germanium nanowires at 4.2K. The summary will be presented in Chapter 5, and the 
focus of future work will be discussed. 
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Chapter 2:  Germanium Nanowire n-type Field-Effect-Transistors 
As the demand for high performance, low power semiconductor devices continue 
to grow, emerging materials, such as III-V compound semiconductors, and carbon 
nanotubes, have been pursued as potential candidates for future channel materials.  
Germanium nanowire heterostructures enable the combination of band 
engineering [17] with the gate-all-around (GAA) structure, in which the electrostatic 
control of gate over the channel potential is enhanced [15]. High performance p-FETs on 
Ge-SixGe1-x core-shell NWs have been demonstrated, showing high hole mobility thanks 
to the confinement provided by the valence band offset [16], [31]. In this chapter we 
focus on the n-channel operation in Ge-SixGe1-x NW FETs, and study the limiting factors 
of the device performance. 
The growth and characterization of the Ge-SixGe1-x core-shell nanowires will be 
introduced first, followed by the NW n-type doping study using low energy phosphorous 
implantation. The fabrication process of Ω-gated, NW n-FETs will then be described. We 
compare the device characteristics fabricated using NWs with and without the shell, and 
demonstrate performance metrics comparable to state-of-the-art Ge n-FinFETs fabricated 
from top-down approach. Lastly, using the channel-length dependence of NW FET 
characteristics, we are able to isolate Rc out of the total device resistance, and conclude 
that the intrinsic channel resistance is the main limiting factor of the ION of Ge NW n-
FETs, which can be explained by the presence of large interface trap density at the 
NW/dielectric interface. 
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2.1. DEVICE FABRICATION 
2.1.1. Nanowire Growth 
The NWs are grown on a Si (111) substrate, in a cold-wall, ultra-high vacuum 
chemical-vapor deposition (UHV-CVD) chamber, via gold-catalyzed vapor-liquid-solid 
(VLS) growth mechanism, as depicted in Fig. 2-1. Prior to loading, the Si wafer with a 
7Å-thick, evaporated Au layer is treated with diluted hydrofluoric acid (HF) to remove 
the native oxide [Fig. 2-1(a) and (b)]. The wafer is then annealed at 475⁰C in H2 for 20 
min, such that Au coalesces into nanoparticles, which serve as the catalysts for NW 
growth, as shown in Fig. 2-1(c). The Ge NW core [Fig. 2-1(d)] is grown at a substrate 
temperature of 250⁰C and a chamber pressure of 2.5 Torr, with a 50 sccm (standard cubic 
centimeters per minute at STP) flow of GeH4 (20.8% in He). An epitaxial SixGe1-x shell is 
grown in situ after the Ge core by co-flowing SiH4 (100%, 50 sccm) and GeH4 (10 sccm) 
precursors at 400⁰C and 20 mTorr [Fig. 2-1(e)]. The resulting NWs have a length of 6.5 
µm, and a total diameter (d) of 30-70 nm. An example scanning electron microscopy 
(SEM) image is shown in Fig. 2-1(f), in which we can see that the NWs grow epitaxially 
on the Si (111) substrate. Transmission electron microscopy (TEM) and energy 
dispersive X-ray spectroscopy data are used to assess the growth and content of the shell. 
Figure 2-2 is an example TEM image, showing the epitaxial shell growth on the core. We 
determine that the shell is 8 nm-thick, and has a silicon content of 35% [32]. A NW wafer 
that underwent only the Ge core growth process is also prepared as the control sample in 
this study.  
 
       
Figure 2-1. NW growth process flow (a) A Si (111) is used as the substrate. (b) 
Au is deposited by e
wall UHV CVD chamber at high temperature such that the Au film coalesces 
into nanoparticles, which serve as catalysts for the growth. (d) The 
core is grown using GeH
x Shell is grown by co
example SEM image of the grown NWs.
Figure 2-2. Core-shell NW TEM image. The boundary of the shell is indicated by the 
white dashed lines. 
2.1.2 Phosphorus-implanted nanowires
In order to realize highly doped, 
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-beam evaporation. (c) The wafer is annealed in a cold
4 as precursor, via VLS mechanism. (e) 




(Batch number: NW056) 
 







nominally undoped Ge-SixGe1-x core-shell NWs, we employ low-energy ion 
implantation, using phosphorus as dopant. To characterize this processing step, the NWs 
are suspended in ethanol and transferred onto a 50 nm-thick SiO2/p-Si substrate. The 
sample are then implanted with phosphorus at an ion energy of 6 keV and a normal 
incidence angle, with dose of 1015 cm-2, followed by a 500⁰C, 5 min anneal in a N2 
ambient for dopant activation and NW recrystallization [33]. Multi-terminal, back-gated 
FETs with various channel lengths (L) are subsequently fabricated using e-beam 
lithography (EBL), Ni evaporation, and lift-off. The highly doped Si substrate serves as 
back-gate in this case. A scanning electron micrograph (SEM) of the finished devices is 
shown in the inset of Fig. 2-3(a).  
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Figure 2-3. Electrical characteristics of P-implanted Ge-SixGe1-x NWs. (a) Two-point I vs. 
V data for a P-implanted back-gated NW device. The device shows weak 
back-gate dependence, consistent with a high doping density. Inset: SEM 
image of a multi-terminal, back-gated device. The scale bar is 500 nm. (b) G 
vs. VBG data obtained from four-point measurement on the same pair of 
contacts in (a). Inset: four-point measurement scheme.  
To assess the NW resistivity and metal/NW contact resistance of the implanted 
region, we conduct two-point and four-point back-gated current (I) - voltage (V) 
measurements for the same pair of contacts. Figure 2-3(a) shows an example of the two-
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point I vs. V data, at different back-gate bias (VBG) from -15 V to 15 V.  We note that I is 
linear with V, and only weakly dependent on VBG, consistent with highly doped 
semiconductors. The intrinsic channel conductance (G) can be extracted from the voltage 
drop (∆V) between two inner contacts while flowing current between two outer contacts, 
and using G=I/∆V [Fig. 2-3(b) inset]. We extract an intrinsic nanowire resistivity of 
8.6±3.3 mΩ⋅cm, and a metal (Ni)-nanowire contact resistance of 24±7 kΩ, corresponding 
to a specific contact resistance of 8.6±3.1×10-6 Ω⋅cm-2 [34].  The P-implanted nanowire 
resistivity and metal/NW specific contact resistance could be further reduced by using 
flash rapid thermal process for dopant activation [35]. 
2.1.3. Fabrication of NW n-FETs  
We choose a gate-last process for the NW n-FETs fabrication, as depicted in Fig. 
2-4. Figure 2-4(a) is a cross-sectional SEM of the core-shell NW wafer, showing the 
epitaxial growth of NWs along (111) direction. After transferring the NWs onto a 50 nm-
thick SiO2/p-Si substrate, a polymethyl-methacrylate (PMMA) implantation mask is 
defined by EBL [Fig. 2-4(b)]. The PMMA mask width sets the NW n-FET channel 
length, Lch. A phosphorous implantation using the same conditions described in the 
previous section defines the S/D [Fig. 2-4(b)]. After dopant activation [Fig. 2-4(c)] and a 
cyclic cleaning with diluted HF and deionized water, a thin layer of native oxide is grown 
by rapid-thermal oxidation (RTO) at 400⁰C for 90 sec, which has been shown to 
passivate the surface for planar Ge n-FETs [36]. A high-κ Al2O3 layer with effective 
oxide thickness of 3.7 nm is subsequently deposited by atomic layer deposition (ALD) at 
250⁰C, followed by EBL, TaN sputtering and lift-off to finish to gate stack, as shown in 
Fig. 2-4(d). The gate length (Lg) and gate layout are carefully chosen to fully cover the 
undoped NW section previously protected by PMMA. Finally, S/D metal contacts are 
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formed by EBL, Ni deposition and lift-off [Fig. 2-4(e)]. Multiple devices with various 
gate lengths are fabricated in order to study the scaling properties of NW n-FETs. Figure 
2-4(f) shows a SEM of a completed device. All NW n-FETs have the same S/D extension 
lengths (Lext) [Fig. 2-4(e)], and Ni contact width in order to minimize the impact of 
contact resistance variation on the device characteristics. A separate set of devices, 
serving as reference, is also fabricated using the same process flow, but using Ge NWs 
without the SixGe1-x shell as channel material.  
 
Figure 2-4. Process flow for NW n-FETs. (a) SEM of the Ge-SixGe1-x core-shell NWs 
epitaxially grown on a Si (111) substrate (Batch number: NW048). The scale 
bar is 1 µm. (b) PMMA is used as the mask for P-implantation; the exposed 
NW sections represent the S/D regions. (c) PMMA removal and dopant 
activation anneal define the S/D. The channel (Lch) is defined by the 
previously masked region. (d) Al2O3 and TaN are then deposited to form the 
gate stack. (e) The S/D contacts are formed by EBL, Ni deposition and lift-
off. Each fabricated device has the same Lext and contact width. (f) SEM of a 
completed device. The yellow (blue) areas represent the contact (gate) metal. 
The NW sections that receive P-implantation are highlighted in red. The 
scale bar is 500 nm.   
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2.2. DEVICE CHARACTERIZATION & SCALING PROPERTIES  
2.2.1. Ge NW n-FETs  
We first discuss the device performance of the n-FETs fabricated using Ge NWs 
as the channel material. Figure 2-5 shows an example of the electrical characteristics, 
including (a) the transfer characteristics:  the drain current (ID) versus gate voltage (VG) at 
different drain biases (VD), and (b) the output characteristics:  ID vs. VD as a function of 
VG. The drain current presented here is normalized to nanowire diameter. The device, 
with Lch=320 nm and d=50 nm, shows an ION of 4 µA/µm and an ON/OFF ratio less than 
103. A noteworthy observation is that in the output characteristics [Fig. 2-5(b)], ID is not a 
linear function with VD at low bias. This indicates a barrier for electron injection at S/D 
contacts. Indeed, the Fermi level at the metal/n-Ge interface is typically pinned at the top 
of Ge valence band [37], [38], resulting in a large Schottky barrier for electrons, hence 
inefficient electron injection. We also note that the transfer characteristics in Fig. 2-5(a) 
show a large hysteresis in VG, which also suggests a large Dit of this device in spite of the 
RTO techniques being employed for Ge surface passivation [36]. 
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Figure 2-5. Electrical characteristics of Ge NW n-FETs. (a) Transfer characteristics of a 
NW n-FET fabricated on Ge NWs. The arrows indicate the VG sweep 
direction, and a large hysteresis is observed.  (b) Output characteristics of the 
same device. ID is not linear with VD at small biases, as indicated by the 
dashed circle. The right-hand axes show the current normalized by the NW 
diameter.  
2.2.2. NW n-FETs with core-shell NW channel 
Next we present the transfer and output characteristics of a Ge-SixGe1-x core-shell 
NW n-FET in Fig. 2-6(a) and (b), respectively. With a similar device dimension (Lch=380 
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nm and d=40 nm), this device exhibits an improved performance than the reference 
sample, namely an ION of 60 µA/µm and an ON/OFF ratio of 5×10
4. Both the top-gate 
and back-gate leakage currents are negligible, less than 10-4 µA/µm under all bias 
conditions. The OFF-state current increases by nearly two orders of magnitude as VD is 
increased from 50 mV to 1 V, as shown in Fig. 2-6(a), which can be explained by the 
gate-induced drain leakage. These performance metrics are comparable to those of Ge n-
FinFETs fabricated from epi-Ge grown directly on Silicon-on-Insulator [39], [40]. Unlike 
the reference device without a SixGe1-x shell (Fig. 2-5), the transfer characteristics exhibit 
only a negligible gate hysteresis [Fig. 2-6(a)]. This can be attributed to an improved 
NW/Al2O3 interface thanks to the passivation provided by the SixGe1-x shell. Moreover, 
the existence of a SixGe1-x shell enables efficient electron injection at S/D, as evidenced 
by the low contact resistance presented in Fig. 2-3, as well as the linearity of ID at low VD 
in Fig. 2-6(b). 
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Figure 2-6. Electrical characteristics of a Ge- SixGe1-x core-shell NW n-FET. (a) Transfer 
characteristics, showing a ION of 60 µA/µm, and a ON/OFF ratio of 5×10
4. 
(b) Output characteristics of the same device. The right-hand axes show the 
normalized current with respect to the NW diameter. 
2.2.3. Scaling properties of core-shell NW n-FETs 
In Fig. 2-7 we show the total NW n-FETs resistance (Rtotal≡VD /ID) vs. Lch for the 
devices probed in the study. The data are taken at VD=50 mV, and at fixed VG -VT values, 
where VT is the threshold voltage. At each VG -VT value, Rtotal has a linear dependence on 
Lch, and the linear fits share a common intercept, at Rc=0.21 MΩ and ∆L=240 nm. Here 
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Rc includes the metal/NW interface resistance and the NW resistance of the doped 
sections, and ∆L the channel length reduction due to dopant diffusion during the thermal 
activation. The effective channel length can be defined as Leff =Lch –∆L. We note that the 
∆L value is larger than that of NW p-FETs using B-doped S/D [31], thanks to the faster 
diffusion of phosphorous than boron in both germanium and silicon [41]. 
 
Figure 2-7. Rtotal vs. Lch at different VG-VT values of the core-shell NW n-FETs at VD=50 
mV. A channel length reduction (∆L) of 240 nm and contact resistance (Rc) 
of 0.21 MΩ can be determined from the intercept of the linear fits of each 
VG-VT group. The diameters of NWs examined here range from 35 to 60 nm. 
In the diffusive transport regime, Rtotal can be expressed as Rtotal= Rc+Rch. Rch is 
proportional to /( − )	, where Cox is the dielectric capacitance per unit 
length. The Cox values, calculated using self-consistent simulations (Sentaurus, 
Synopsis), range from 750 aF/µm to 1050 aF/µm, for d values between 40 nm and 60 
nm. By plotting Rtotal versus Lch, we are able to decouple Rc and Rch, and investigate the 
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limiting factors of the ON-current of Ge-SixGe1-x core-shell NW n-FETs. Figure 2-7 data 
reveals that at a value of 0.21 MΩ, Rc is at least one order smaller than Rtotal in all 
devices. This indicates that the device characteristics are not dominated by the contacts, 
but rather by Rch.  
2.2.4. Short-channel effects in core-shell NW n-FETs 
Figure 2-8 data summarizes the channel length dependence of the OFF-state 
device characteristics, namely the SS, VT, and drain-induced barrier lowering (DIBL). The 
DIBL value is defined as the change of VT at VD = 1 V with respect to that of VD= 50 mV. 
Figure 2-8(a) shows the SS, extracted at VD=50 mV for devices with Leff from 70 nm to 
620 nm. The SS ranges from 180 mV/dec. to 500 mV/dec. without a clear dependence on 
Leff. On the other hand, both VT and DIBL show a monotonic dependence on Leff, 
particularly at channel lengths below 300 nm. The large SS values and their apparent 
insensitivity to the channel length can be explained by a large Dit, which obscures the 
short channel effect. Unlike its impact on SS, the Dit has only secondary effects on both 
VT and DIBL via electrostatic coupling to the channel potential [42]–[45], which can be 




Figure 2-8. OFF-state device characteristics of Ge-SixGe1-x core-shell NW n-FETs. (a) SS 
vs. Leff data. The SS values are larger than the thermal limit and do not show a 
clear dependence on Leff. (b) VT vs. Leff and (c) DIBL vs. Leff data shows the 
onset of short-channel effect. 
 
 
2.2.4.1. Top-of-the-barrier model 
Figure 2-9. Circuit model for NW FETs. 
The equivalent circuit model for a short
Here CG, CD, and CS represents the capacitance of gate, drain and source to the channel, 
respectively. VG (VD) is the bias to the gate (drain) terminal, and the source is grounded. 
To calculate the self-consistent potential, 
terminal biases, which is  
Here ,  , (  ⁄
parallel combination of the three capacitors. Next we consider the potential induced by 
the mobile charges in the channel, 
!  −(" −#) $%&' 	. N1 
values in momentum space filled by the source and drain due to 
the total number of interface traps in the device, defined as 






-channel NW FET is shown in Fig. 2
U, we first find out the potential due to 
#(  −"(  ). 
 +) ≡ , -⁄ , q is the elemental charge and 
#)  "(!$  !) -⁄ , where !$ 
and N2 are the number of states of positive and ne
Dit, respectively. 
%& ∙ /0





−# $%&'  and 
gative k-
%&'  is 
45 "⁄ . Using 
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# 11  "%&'- 3 	 #( − "
2- ("%&' ) 
First we consider the case when transistor is in the subthreshold region, i.e., VD is small. 
Therefore, 
# ≈ #( 11  "%&'- 37  
Considering 89:: ∝ <=> ?7 , where k is the Boltzmann constant, we can write IOFF as 
89:: ∝ <@A B"CD 11  "%&'- 3E F 
 <@A 1 "CD - 11  %&' ⁄ 3 
where %&'  is defined as "%&' . The SS is then 
GG ∝ 00 ln 89::  CD" -J (1  %&' ⁄ ) 
 CD" 1-J  %&
'J3 
 CD" 11  K  LJ  %&
'J3	
This result shows that %&'  has a first order effect on the SS, which can explain the rather 
large SS in our devices. Using the SS values of Fig. 2-8(a), self-consistently calculated 
(  ∙ 45) and neglecting  and +, we estimate a %& of 18±8×1012 V-1⋅cm-2 in 
our devices, corresponding to a %&' ⁄  ratio between 2 and 7. We can see that a large %&	can lead to increased SS, and the variation in %& among devices can mask the change 
of SS due to SCE. 
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Next we want to calculate the effect of VD on the threshold voltage. The total 
number of charges in the channel, !, is !$  !, which reads 
!  −#%&' − "2 %&'  
 −#( − "
2- ("%&' )1  "%&'-
%&' − "2 %&'  
 −#( − "%&
'2-1  %&'-
%&' − "2 %&'  
≈ − #(1  %&'-
%&' 	,	assuming small	 
Suppose the number of charges at threshold voltage is N*, we can write the above 
expression as  
11  %&'-3 "!∗  −#(%&'  
−#(  1 1%&'  1-3 "!∗ 
"  "  1 1%&'  1-3 "!∗ 
  −   1-%&'  13"!
∗  
Here VG represents the threshold voltage, and the first term on the right-hand side is the 
modification due to VD, also known as DIBL. It can be seen from these equations that the 
DIBL is less sensitive to %& compared to the SS, as shown in Fig. 2-8(b) and (c).  
2.2.4.2. Effective mobility of Core-shell NW n-FETs  
The detrimental effects of high Dit on ION of FETs are two-fold. First, it adds an 
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additional capacitance in series of CG, rendering the gate control over the channel less 
effective, which results in reduced inversion charge density in the channel. Second, a 
larger Dit leads to increased Coulomb scattering for electrons in the inversion layer, 
which degrades the electron mobility and lowers ION. Indeed, the inversion charge 
mobility, calculated using R  /S45( −  −  2⁄ ), is approximately 10 
cm2/(V⋅s), as shown in Fig. 2-10. We note however, that since the effective gate 
capacitance is lower than CG due to the large Dit, the mobility value should be regarded as 
a lower bound estimate.  
 
Figure 2-10. Effective mobility of the Ge-SixGe1-x NW n-FET presented in Fig. 2-6.  
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2.2.5. Mobile charge distribution in core-shell NW n-FETs 
 
Figure 2-11. Simulation structure and band edges in core-shell NWs (a) Schematic of 
core-shell NWs. (b) Band edges of a Ge-Si0.35Ge0.65 core-shell NW 
considering the effect of elastic strain. The x-cut is taken at the center of the 
NW along the x-axis, as indicated by the dashed line in (a).  
Another mechanism responsible for a lower ION is the distribution of carriers in 
the channel. Assuming a coherently strained core-shell NW [47], and the effect of the 
elastic strain on the energy bands [14], we calculate a Ge-SixGe1-x conduction band offset 
of -0.19 eV. We then use self-consistent numerical simulations (Sentaurus, Synopsis) to 
calculate the carrier distribution in the NWs. Figure 2-11(a) shows the structure used in 
the simulations, and the energy band edges along the x-axis at the center of the NW is 
shown in Fig. 2-11(b). Figure 2-12(a) data plot the electron densities along the x-axis as a 
function of VG, suggesting that most electrons are in the shell. Indeed, plotting the total 
electron density of the cross-section of the NW in both shell and core as a function of 
gate voltages [Fig. 2-12(b)], we can see that only the electron density in the shell 
responds to VG. Consequently, the inversion charges reside near the dielectric/NW 




Figure 2-12. Inversion charge distribution in core-shell NWs. (a) Electron density plotted 
along the x-axis at the center of the NW as function of gate-voltage. (b) The 
electron density integrated over the cross-section of the NW. Majority of the 












L/W/H 5µm/30µm/-- 120nm/40nm/60nm 350nm/58nm/58nm 380nm/40nm/40nm 
EOT (nm) 0.76 GeO2/5.5 nm Al2O3 5.5nm 3.7nm 
ION 
(µA/µm) 
12 80 110 60 
ON/OFF 103 >105 1.6×104 5×104 
SS 
(mV/dec.) 
80 110 94 222 
DIBL 
(mV/V) 
-- 110 -- 200 
Table 2-1. Comparison of planar Ge n-FETs, FinFETs using top-down approaches and 
NW n-FETs. 
We presented the realization of Ge-SixGe1-x core-shell NW n-FETs using highly 
doped source and drain, and systematically studied their scaling properties. The devices 
exhibit comparable ION and ON/OFF ratio to state-of-the-art Ge n-FinFETs fabricated by 
top-down techniques, as shown in Table 2-1. The scaling study shows that the Ge-SixGe1-
x core-shell NW n-FETs channel, and not contact resistance controls the ON state current, 
a finding explained by a large density of interface traps at the dielectric/NW interface. 
Planar, long channel Ge n-MOSFETs with optimized gate stacks have shown Dit of the 
order of 1011 V-1⋅cm-2, as measured by low-temperature conductance method [48], [51], 
[52]. While the ION values measured in our Ge/SixGe1-x NW n-FETs are comparable to 
those of short channel Ge n-FinFETs fabricated using top-down methods [39], [40], our 




Chapter 3: Spin injection and relaxation in semiconductors 
Using the spin degree of freedom in electronic devices can potentially 
novel functionalities in solid
giant magnetoresistance (GMR) has fueled intense research in the correlation of electro
spins and electrical resistance 
ferromagnetic (F) – nonmagnetic
magnetization of F’s are parallel or anti
materials, the electron scattering rates
spins to local magnetization [54], [55]
Figure 3-1. GMR effect. (a) A multilayer structure with a nonmagnetic film sandwiched 
by two ferromagnetic layers. In the case shown in the left, the two magnetic 
layers have same magnetization (
the layers can pass through without being scattered. This creates a short 
circuit for the structure, as shown in the circuit model below. In the case with 
anti-parallel (AP)
subject to scattering in one layer or the other, resulting in a circuit model 
with two parallel resistors. (b) 
The arrows indicate the magnetization directions of the Co layers. 
and caption adapted from Ref. 
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-state systems. In metal-based spintronics, the discovery of 
[53]. GMR effect describes the resistance difference in a 
 (N) multilayered metal structures when the 
-parallel. It results from the fact that in magnetic 
 depends on the relative orientation of electron 
.  
 
M), and the electrons with spin parallel to 
 magnetizations (right panel), either electron spins are 







Figure 3-2. Schematic of the magnetoresistive HDD write/rea
inductive element is used for writing information onto the recording 
medium, while the magnetoresistive sensor is used for reading. W is the 
track width and t is the thickness of the recording medium. B is the length of 
magnetic domains. (Figure and caption adapted from Ref. 
Figure 3-1(a) explains the origin of GMR effect in a typical F/N/F structure. In 
the left panel, the ferromagnetic layers have same magne
with parallel spin direction can 
conduction current and a low resistance state. On the other hand, when one of the 
magnetic layer’s magnetization is reversed, this short
because either spin directions are subject to scattering in one of the magnetic layers. The 
structure now exhibits a high resistance state. The magnetoresistance d
Co/Au/Co multi-layer structure is shown in Fi
improves the performance and capacity of commercial hard disks (HDD) as the sensors 
based on GMR effects replaced the previous anisotropic magnetoresistive (AMR) sensors 
[57], as shown in Fig. 3-2. AMR describes the dependence of the electrical resistance of a 
piece of ferromagnetic metal on the angle between the direction of magnetization and 
electrical current, and typically does not exceed a few pe
hand, can reach as large as 85% 
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d head. The ring
[57]). 
tizations, therefore 
pass through, creating a short-circuit channel for 
-circuit channel does not exist 
ata of a typical 
g. 3-1(b). The discovery of GMR 
rcent [57]. GMR, on the other 







technology has since greatly improved the sensitivity of HDD heads and the overall area 
density [54], [57]. Even larger magnetoresistance ratio 
tunnel junctions (MTJs), in which 
insulators [58]–[60]. Very large t
been reached in CoFeB/MgO/CoFeB structures
implemented in commercial HDD heads, and demonstrated better signal
than GMR sensors thanks to its higher magnetoresist
Figure 3-3. Schematic of a MRAM bit cell. 
read selection. Here the magnetization of the free layer can be programmed 
by flowing current through the Bit and Digit lines. (Figure and caption 
adapted from Ref. 
MTJs may also find applications in magnetic random access memories (M
as shown in the schematic in Fig. 
magnetization configurations of the MTJ, which can be programmed by rotating the 
magnetization of the free layer. The state is read out by turning on the read transistor and 
measuring the tunneling resistance 
memories are used depending on the applications: Flash for storage, static/dynamic 
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can be achieved 
the normal metallic film is replaced by non
unneling magnetoresistance (TMR) up to 600% has 
 [24]. TMR sensors have been 
-to
ance ratio [61].  
 
The MTJ is in series with a transistor for bit 
[62]) 
3-3 [62]. The information is encoded in the 






random access memory (SRAM/DRAM) for logic operations, etc. However, adopting 
various memory schemes in one single chip results in increased system complexity and 
fabrication cost [62]. MRAM has the advantage of fast write/read speed, low power, high 
endurance, and most important of all, non-volatility [57], [62], [63]. It can in principle 
become the “universal memory”, replacing SRAM/DRAM for logic operations and Flash 
for data storage.  
 While metal-based spintronics have been largely successful, the usages are rather 
limited to data storage purposes. Semiconductor-based spintronics, on the other hand, can 
in principle provide logic, communication and storage functions in one material system, 
greatly enhancing the functionalities of semiconductor devices [20]. Compared to metals, 
the spin lifetime in semiconductors is usually much longer, on the order of ms to a few 
hundred ns, which is more preferable for spin manipulation. However, generating non-
equilibrium electron spins in semiconductors is proven to be more difficult than in 
metals. While both optical spin orientation [64] and spin resonance [65], [66] have been 
employed to create spin-polarized electrons in semiconductors, generating spin imbalance 
by electrical means is a preferred method for application purposes. Electrical spin 
injection, in which the spin accumulation is created in nonmagnetic materials by injecting 
spin polarized current from ferromagnetic materials, has been extensively studied in 
ferromagnetic/normal (F/N) metal junctions [67], [68]. The Datta-Das proposal of a spin-
FET in turn fuels the interest in spin injection in semiconductors [25]. Two types of 
ferromagnetic materials have been suggested as the spin source: magnetic 
semiconductors and ferromagnetic metals. While using magnetic semiconductors [69] 
and half-metallic ferromagnet [70] can achieve high spin polarization (80%) in the 
normal semiconductor, this technique has only limited applications if the Curie 
temperature of the magnetic semiconductor cannot exceed room temperature [71], [72]. 
 
Ferromagnetic metals, such as Co, Fe and Ni, on the other hand, have significant spin 
polarization at room temperature. However, the 
semiconductor greatly limits 
this chapter, we will first discuss in detail the standard model of spin injection 
the conditions of efficient spin injection in semiconductors 
calculation of magnetoresistance of 
Finally, the spin relaxation mechanisms in semico
the main spin scattering processes in germanium. 
3.1. MODEL OF SPIN INJECTION IN 
We consider first the simplest case: a single ferromagnetic/semiconductor 
junction, as shown in Fig. 3-
want to calculate how much spin accumulation is created in the semiconductor region due 
to the presence of j. The discussions below follow the approach in Ref. 
Figure 3-4. Schematic representation of a 
We start by considering the difference of ferromagnetic metals and normal 
materials. As shown in Fig. 3
of spin up and spin down electrons, 
number of electron spins at the Fermi energy, 
Typical ferromagnets have a spin polarization of 10
the density of states for different electron spins are the same, as depicted in Fig. 3
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conductivity mismatch between metal and 
the efficiency of spin injection in F/N contacts 
[74], followed by the 
F/N/F systems with different device geometries 
nductors will be reviewed, particularly 
 
SEMICONDUCTORS 
4, which has a constant current j following from
[75]. 
 
F/N junction.  
-5, ferromagnetic materials have different density of states 
T↑ and T↓, respectively. This leads to imbalanced 
which translates into ferromagnetism. 
% to 50% [53]. For normal materials, 
[73], [74]. In 
[75], and 
[74]. 
 F to N. We 
-5. In 
 
the frame work of the two
conduction of electrons in either
chemical potential UR↑,↓V and conductivity 
effects of spin mixing, which allows for current exchange in these two channels 
Figure 3-5. Schematic representation of the spin
ferromagnetic and normal materials. Here 
The current and chemical potential of each spin channel are linked via the 
dependent conductivity by 
In the following discussions we will use subscripts of 
corresponding values in ferromagnetic metals and normal materials, respectively. We can 
also define the spin polarization of a s
in which X can be the conductivity or current, etc. The total charge current can be 
expressed by the sum of two spin currents
while the spin current, js, can be expressed as the difference
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-current model, we can then consider spin
 materials, defining spin-dependent current 
UW↑,↓V. Note that for simplicity, we neglect the 
 
-dependent density of states for 
µ0 denotes the Fermi energy. 
X↑,↓  W↑,↓ ⋅ ZR↑,↓. 
F and N to denote the 
pin-dependent quantity X , as 
[  ↑ − ↓↑  ↓, 
 
X  X↑  X↓, 
 
X\  X↑ − X↓. 
-dependent 
UX↑,↓V, 




Similarly, we can define both charge	(W) and spin	(W\) conductivities as W  W↑  W↓, W\  W↑ − W↓. 
The charge and spin currents are therefore 
X  WZR  W\ZR\	,       (1) X\  W\]R  W]R\	,					(2)	
where  
R  (R↑  R↓) 2⁄  R\  (R↑ − R↓) 2⁄  
are the charge chemical and spin chemical potentials, respectively. In normal metals and 
semiconductors, W\  0, and the charge and spin currents are independent. On the other 
hand, we can write the densities of spin-up (_↑) and spin-down (_↓) electrons as 
_↑  _↑`(a  <R↑  <b) ≅ _↑`  d_↑`da (<R↑  <b), 
_↓  _↓`(a  <R↓  <b) ≅ _↓`  d_↓`da (<R↓  <b), 
where a is the equilibrium chemical potential, b the electrostatic potential, _↑` and _↓` 
the spin-up and down electron densities at equilibrium chemical potential, respectively. It 
is also assumed here that R  b is much smaller than a. Using local charge neutrality, 
i.e., _↑  _↓  _↑`  _↓`  _`, we have T(R  b)  T\R\  0, 
where  
T  T↑  T↓ T\  T↑ − T↓. 
We can define the spin polarization, e, as _↑ − _↓, which becomes 
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e  _↑ − _↓  (_↑` − _↓`)  <(T↑R↓ − T↓R↑)  <T\b 
  e`  <(TR\  T\R)  <T\b 
  e`  4<R\ f↑f↓f  
  e`  ge 
where e` and ge are the equilibrium and accumulated spin density, respectively. For 
nonmagnetic materials, e` is zero and ge becomes <TR\.   
We are now ready to solve for R\, the spin accumulation chemical potential. The 
continuity condition for spin accumulation requires that 
ZX\  < geh\  4<R\ T↑T↓T 1h\ , (3) 
where h\ is the spin relaxation time. 
From Eq. (1) and (2), the spin current can also be expressed as  X\  W\W (X − W\ZR\)  WZR\ 
= 
jkj X  lW − jkmj nZR\  [jX  4 j↑j↓j ZR\         
Taking the divergence of X\, it reads ZX\  4W↑W↓W ZR\	,			(4) 
where we used the continuity of electric current, i.e., ZX  0. 
Comparing the two expressions of ZX\ [(3) and (4)], the spin accumulation 
chemical potential has the space distribution as  ZR\  R\o\	, 
where o\ is defined as the generalized spin diffusion length. The above equation can be 
used to describe the spin accumulation chemical potential as function of position in either 
ferromagnetic or normal materials.  
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3.1.1. Spin injection at F/N junction 
Considering the case of F/N junction, such as the one in Fig. 3-1, we can to solve 
for the diffusion equation of R\ in each material using proper boundary conditions. For 
simplicity, we consider only one dimensional case, and assume that F occupies the space 
between @  −∞ to @  0, and N extends from @  0 to @  ∞.	 
The solution for R\ in the ferromagnetic region, when considered with the 
boundary condition R\:(−∞)  0, is R\:(@)  R\:(0)< qkr⁄ 	, 
where the subscript F denotes the corresponding quantities in the ferromagnetic region. 
From Eq. (4), we can write [s: , i.e. X\: X⁄ , as 
[s:(0)  [j:  4W↑:W↓:XW: ZR\:(0) 
  [j:  4 j↑rj↓rsjrqkr R\:(0) 
  [j:  tkr(`)sur   
where v: is defined as  v:  W:4W↑:W↓: o\: 	. v: can be viewed as the effective spin resistance of the ferromagnet. Similarly, we can 
derive the spin accumulation chemical potential and current spin polarization in the N 
region,  
R\w(@)  R\w(0)<= qkx⁄  
[sw(0)  −R\w(0)Xvw 	. 
Here we used the boundary conditions of R\w(∞)  0 and [jw  0. The effective spin 
resistance, vw, is now o\w Ww⁄ , since the spin-up and down conductivities are the same in 
nonmagnetic materials.  
 
Assuming that the spin current is conserved across the junction, i.e. 
[s:(0)  [sw(0), we can solve for
This is the main result describing the spin injection efficiency of a 
case where F is metal and N 
polarization is then [s~ (Ww
termed as the “conductivity mismatch”
conductivities between ferromagnetic metals and normal semiconductors. 
3.1.1.1. Equivalent circuit model
The root of conductivity mismatch problem mentioned above can be more clearly 
appreciated if we consider the equivalent circuit model of the 
Fig. 3-6. The resistor network represents the effective resistances of both spin
down channels in F and N. 
Figure 3-6. The equivalent circuit model for spin injection of 
current flows through two channels: spin
indicate the effective spin resistance of either channels in both 
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 [s, and it reads [s  v:[j:v:  vw	. 
F/N junction. In the 
is semiconductor, Ww ≪ Ww, and o\: ≪ o\w. The current spin o\:) (W:o\w)⁄ , which is typically negligible. This is usually 
 problem, since it stems from the unpaired 
 
 
F/N junction, as shown in 
 
F/N junction. Electric 




 and N. 
 
Standard circuit theory can be used to solve for 
polarization, and it agrees with the results derived from previous section 
framework of the circuit model, it can be noted that i
resistance of the N section is much larger than its counterpart in the 
will be distributed evenly between each spin channel, resulting in negligible spin 
polarization.  
3.1.2. Spin injection at F/N 
In order to achieve sizable current spin polarization at the 
resistor network in Fig. 3-6
dependent interface resistance with proper values can restore the spin injection efficiency. 
Figure 3-7. Equivalent circuit model for 
region. The spin
dependent conductance,
With the insertion of an interface layer, characterized by spin
conductance Σ↑ and Σ↑, the current spin polarization becomes
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(8↑ − 8↓) 8⁄ , the current spin 
n the case where the 
F region, the current 
junction with interface resistance 
F/N 
 must become unbalanced. As shown in Fig. 3
F/N junction, the interface is indicated by the 
-filtering nature of the contact is described by the spin	Σ↑,↓. 
	[s  v:[j:  v{[-v:  vw  v{ 						(5) 










where [-  (Σ↑ − Σ↑) (Σ↑  Σ↑)⁄ . The effective spin resistance of the interface, v{, is 
defined as (Σ↑  Σ↑) (4Σ↑Σ↑)⁄ . In the case when v{ ≫ v: , vw, Eq. (5) reduces to [-: the 
spin injection efficiency is largely determined by the interface properties.   
3.1.2.1. MgO layer for spin-dependent tunneling conductance 
The discussion above suggests that the insertion of spin-dependent interface 
resistance can overcome the conductivity mismatch problem in ferromagnetic 
metal/semiconductor junctions. The spin injection efficiency will depend strongly on the 
properties of the interface, such as the contact resistance value and spin-polarization, and 
have to be carefully chosen. A crystalline layer of magnesium oxide (MgO) contacted by 
Fe or Co is an attractive candidate, since it simultaneously provides tunable tunneling 
resistance and spin-filtering effect that are needed for spin injection efficiency 
restoration.  
The research of coherent tunneling through crystalline MgO barrier has been 
fueled by the advances in MTJ devices. In crystalline FM(001)/MgO(001)/FM(001) 
structures, where FM is bcc ferromagnetic metals (e.g. Fe and Co), three kinds of 
evanescent states can exist in the bandgap of MgO (∆1, ∆2, and ∆5) when we consider the 
transport with the highest tunneling probability (k||=0, electrons travelling perpendicular 
to the interface) [76], [77], as shown in Fig. 3-8. To conserve the symmetry of tunneling 
wave functions, the bcc FM ∆1 Bloch states couple with MgO ∆1 evanescent states, which 
is also the dominant tunneling modes [53], [76]. This can result in large spin-polarized 
current injected from bcc FM(001)/MgO(001) contacts.  
 
Figure 3-8. The tunneling density of states in bcc Co(100)/MgO(100)/Co(100) 
when the magnetizations of Co layers are 
indicated by the arrows.
can be connected to the Bloch states of the majority spin direction subband 
in Co, but not to the minority one. Thus only in parallel magnetization states 
can the ∆1 channel be connected by both electrodes; in the anti
situation all states are completely reflected. (Figure and caption adapted from 
Ref. [54], [78])  
3.2. MAGNETORESISTANCE AND 
Having determined the spin injection efficiency of a single 
to understand how it translates into the 
illustrated in Fig. 3-9.  
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(a) parallel and (b) anti
 The slow-decaying tunneling channel 
GEOMETRY EFFECTS IN F/N/F STRUCTURES
F/N junction, we want 
magnetoresistance of a F/N/F 
structures 
-parallel, as 





Figure 3-9. Schematic of a semiconductor region with thickness 
layers of ferromagnetic metals, 
can be programmed into parallel or anti
the magnetization of 
Both F and C regions are assumed to be identical for simplicity.
Here a semiconductor (
ferromagnetic metals with identical physical parameters. We also ass
F/N junctions are identical, with a contact resistance of 
are interested in knowing the difference of the total electrical resistance when the 
magnetization directions of two magnets are parallel 
Using the same principles in solving for the spin injection efficiency for single 
F/N junction, we can write down the differential equation
regions. The proper boundary condition
interfaces are  
Assuming that the ferromagnets have a length much larger than their spin 
diffusion length, we can calculate the
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L sandwiched by two 
F1 and F2. The magnetization of the magnets 
-parallel configurations by switching 
F2. The F/N interface region is denoted by 
N) with a finite thickness d is sandwiched between two 
ume that the two 
v{ and a spin-polarization
(S)) or anti-parallel(S~)ΔS  S~) − S)	. 
s of spin accumulation to all the 
s that ensure the continuity of spin current at both 
[s:$(0)  [s{$  [sw(0)	, [s:(0)  [s{$  [sw(0)	. 
 S) of a F/N/F structure as, 
C1, and C2. 
 
 [-. We 
): 
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S)  2U1 − [j:Vv:  vw o\w  2U1 − [-Vv{
 2 ([j: − [-)v:v{  vwU[j:v:  [-v{V tanh l (qkxnv:v{  vw tanh l (qkxn  
And the magneto-resistance is 
ΔS  2([j:v:  [-v{)(v:v{) cosh l (qkxn  ux 1  lv{vwn sinh l (qkxn
 
3.2.1. Magneto-resistance dependence on semiconductor length 
Using the material parameters from cobalt [74] and germanium, we calculate the 
expected magneto-resistance of F/N/F structures as a function of semiconductor channel 
length and spin diffusion length. Figure 3-10 is the MR versus contact resistance with 
different channel lengths. The relevant parameters are [j:  0.46, v:  4.5 × 10=$$ 
Ω⋅cm2 [74], and a semiconductor resistivity of 2 mΩ⋅cm, which is typical in highly doped 
Ge. And we have assumed a [- of 0.5 and a o of 5 µm. As expected, the maximum MR 
increases with decreasing semiconductor channel length. When the structure has a v{ 
smaller than 10-8 Ω⋅cm2, the MR is very low. Indeed, under small v{ condition, and using 
the fact that v: ≪ vw, the ΔS and S) expressions above are reduced to ΔS  4[j:v:vw sinh l (qkxn S)  2v:  vw o\w  vw o\w	, 
which leads to 
MR  ΔS R7  4[j: v:vw
 o\w0 sinh l (qkxn ≈ 0 
This result is a restatement of the conductivity mismatch problem in F/N junctions.  
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Figure 3-10. Expected magneto-resistance of a F/N/F structure as shown in Fig. 3-9. 
Cobalt and germanium parameters are used in the calculation.  
As seen in Fig. 3-7, as the contact resistivity increases, the MR increases as well, 
until it decreases again when the contact resistivity becomes larger. This can be more 
clearly understood if we consider the case where  ≪ o\w, then ΔS can be expressed as 
ΔS  2v{[j:1  v{ (2vwo\w)⁄ 	. 
The ΔS is maximized when vwo\w ≫ v{, which, using the definition of vw and o\w as 
well as the Einstein relation (Ww  <wTw), becomes 
1 ≫ v{vwo\w  v{o\w Ww  v{wh\w <wTw  <Tw 1h\w 1Σ{ 	. 
Here DN is the diffusion constant, gN the density of states, and h\w is spin relaxation time 
in the semiconductor, respectively. Σ{ is the conductance of the F/N contact, and can be 
expressed in terms of the tunneling probability of an electron through the interface, 
Ptunnel: 
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Σ{  <Tw[&q  <Tw 1hqq 
Here hqq is the dwell time, defined as the inverse of tunneling probability. The 
inequality relation then becomes h\whqq ≫ 1 
This expression infers that in order to achieve significant spin accumulation and MR 
values, the spin relaxation time of the semiconductor must be much larger than the 
average time electrons spent between two F/N junctions [74], [75].   
3.3. DETECTION OF SPIN ACCUMULATION IN NON-LOCAL GEOMETRY 
 In F/N/F structures, two electrodes are used for the magneto-resistance 
measurements, which is usually termed as local spin injection/detection. This scheme 
may not allow the decoupling of spurious effects that can prevent correct spin detection, 
such as Hall effect, magneto-Coulomb effect [79], and anisotropic magneto-resistance 
effects [80]. On the other hand, the extended geometry described in previous section 
enables the possibility of direct detection of spin accumulation. Figure 3-11 depicts the 
non-local spin injection/detection scheme, in which the spin injection and detection 




Figure 3-11. Schematic of non
from the left-side 
the right-hand side 
In a non-local geometry, a spin
junction, and drained away through a normal metal/N junction instead of another 
junction, as shown in Fig. 3-
directions, and the F2/N junction is used to detect the emf it generates at the open circuit
Assuming that both ends of the 
the boundary R\w(∞)  0, and consider only the case in which the dimensions of 
contacts and N thickness are much larger than the spin
the voltage detected by the F
values and significant spin injection efficiencies, the detected voltage (
contact reads 
Here j is the charge current density, and we assume same contact polarization 
both F/N contacts. This result indicates that the spin accumulation decays exponentially 
from the injected point, on the scale of 
the following chapter, we will present both local and non
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-local spin detection. The spin-polarized current is injected 
F into the N region, and the spin current is detected from 
F.  
-polarized charge current is sourced throug
11. The spin current, on the other hand, flows toward either 
N region extend over the spin diffusion length
-diffusion length, we can calculate 
2/N junction. For F/N contacts with proper contact resistance 
w() for t
w(  X vw2 [-<=( qkx⁄ 	. 
lsN, and is proportional to the injection current 
-local spin injection/detection 
h a F/N 
F/N 
. 






results in germanium nanowires. We will now discuss in more detail the mechanisms 
responsible for spin relaxation in semiconductors in the next section. 
3.4. SPIN RELAXATION IN SEMICONDUCTORS 
The spins in semiconductors interact with the environment and relax over time 
and distance. Historically the interest in spin relaxation in semiconductors was focused 
on the localized donor electrons. Electron spin resonance experiments were carried out to 
extract the spin relaxation rate of localized electrons in nondegenerate semiconductors at 
low temperatures [81], [82]. Typically the samples have low doping density (1013-1015 
cm-3 [81], [82]), and exhibit large resistivities (~10MΩ⋅cm) at low temperatures (<20 K) 
[81]. In this regime, the electron spin relaxes via electron-phonon Raman processes and 
hyperfine interaction [81], [82], and can have extremely long spin relaxation time: 103 s 
in Si [81] and 10-3 s in Ge [82]. However as the temperature and doping density changes, 
the dominant spin relaxation mechanisms might be different, resulting in very different 
spin lifetimes. For example, Fig. 3-12 shows the major spin relaxation processes for n-
type silicon as a function of doping density and temperature. The spin relaxation time can 
vary as much as 12 orders of magnitude for Si in different relaxation regimes [83]. Earlier 
theoretical and experimental efforts study the relaxation physics of region 1, in which the 
electrons are localized. For spintronic applications that involve the transport of electrons, 
it is essential to understand the relaxation mechanisms of conduction electrons. In the 
sections below, we will discuss mainly the relaxation mechanisms relevant to conduction 
electrons in semiconductors.  
 
Figure 3-12. Diagram of dominant spin relaxation mechanisms in 
function of temperature and donor concentration. In region 1 electrons are 
localized on isolated impurity sites. In regions 4 (3) they populate the 
conduction (impurity) ban
(donor clusters). Region 5 includes more than a single phase. 
caption adapted from Ref. 
For conduction band electrons in group IV semiconductors, the most efficient spin 
interactions are spin-orbit coupling and spin
are negligible since group IV materials contain mostly zero
Considering the relativistic effect of an electron moving in a potential, 
effective Hamiltonian acting on the angular momentum 
where m0 is the free electron mass, 
the electron, and σ the Pauli matrix. For semiconductors, 
the periodic potentials due to the ion core, 
fields result in spin-orbit interaction, and contribute to the most efficient spin relaxation 
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n-type silicon as a 
d. Region 2 is a precursor of the impurity band 
[83]) 
-phonon interactions. Hyperfine interactions 
-spin nuclear isotopes. 
(v
[19], [84] +9  14̀  ∙  × Z()	, 
c the velocity of light in vacuum, p the momentum of 
(v) can be an applied field, 
crystal defects, and impurities. These effective 
(Figure and 
), there is an 
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mechanisms in semiconductors. In the following sections, we will discuss in detail the 
most relevant mechanisms in group IV semiconductors: D’yakonov-Perel’ [85] and 
Elliot-Yafet mechanisms [86], [87]. Next we will focus on the spin relaxation of 
conduction electrons in germanium, and present the intrinsic spin lifetime in Ge due to 
electron-phonon scattering.  
3.4.1. D’yakonov-Perel’ mechanism 
In an semiconductor with space inversion asymmetry, the spin-up and spin-down 
electrons have different energies even they possess the same momentum (k) states, i.e., 
?↑ ≠ ?↓. It is equivalent of an effective magnetic field that breaks the spin degeneracy 
of the k states,  +9  12( ) ∙ 	. 
Here Ω(k) is the equivalent magnetic field, and an odd function of wave vector k [84]. 
This effective magnetic field causes the moving electron to precess at a Larmor 
frequency ¡, which is proportional to the magnetic field, and hence k. After encountering 
a scattering event, the electron can possess a different k-state, and the precession 
frequency and direction changes. This causes the spin to precess randomly between 




Figure 3-13. Illustration of D’yakonov
spin precesses at a frequency and direction depending on the momentum 
state. After encountering a scattering event, the momentum as well
direction and frequency of precession changes randomly. 
In strong scattering regime, i.e., the mean free path of electrons is short, 
spin relaxation time (τs) has the relationship with momentum scattering time (
indicating that the faster the momentum scattering, the slower the spin relaxation. 
The relation between spin relaxation time and momentum scattering t
explained by motional narrowing 
field has a constant magnitude but can randomly switch directions between up and down. 
This causes the electron spin to precess clockwise or anticlockwise randomly as well, and 
each step between the direction change takes time 
standard deviation of the phase will be 
time it takes for ¡h¢√_  1, and using 
D’yakonov-Perel’ mechanism is the dominating spin relaxa
V semiconductors thanks to their noncentrosymmetric crystal structures. For group IV 
semiconductors, the D’yakonov
because there is no effective magnetic field due to spin
conduction electrons near an interface, the space inversion symmetry is lost, which can 
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-Perel’ spin relaxation mechanism. The electron 
 
1h\ ∝ h¢	, 
[53] in the weak magnetic field regime. Suppose the 
h¢. After n steps, i.e., ¡h¢√_. Defining the spin relaxation time is the h\  _h¢, we can obtain the h\  1⁄
tion mechanism in III
-Perel’ mechanism is usually negligible in bulk materials 
-orbit coupling. However, for 
 as the 
and the 
τp) [84],  
 
ime can be 




result in another term of spin
mechanism may have to be considered for spins in a quantum dot, wire, or well 
structures.  
3.4.2. Elliot-Yafet mechanism
In the presence of spin
down eigenstates are mixed. Assuming space inversion symmetry, the corresponding 
Bloch states can be expressed as 
¥ ↑¥ ↓(
Here n is the band index and 
be seen that the spin states are mixed, i.e., the spin
component of the spin-down(up) state, respectively. Typically the mixing is small, with 
|§| ≪ 1, and by itself does n
momentum scattering off crystal defects, impurities and phonons, spin
occur and eventually lead to spin r
Figure 3-14. Illustration of Elliot
finite chance to undergo spin
event.  
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-orbit coupling [84]. Therefore the D’yakonov
 
-orbit coupling induced by the lattice ions, the spin
[19], [84] 
()  ¨ ()|©↑〉  § ()|©↓〉<% ∙ )  ¨∗= ()|©↓〉 − §∗= ()|©↑〉<% ∙ 
a and b are the complex lattice-periodic coefficients. It can 
-up(down) state contains a small 
ot lead to spin relaxation. However, in the presence of 
-flip event
elaxation, as shown in Fig. 3-14.  
 
-Yafet spin relaxation mechanism. The electron has a 





The Elliot-Yafet mechanism, mediated by momentum scattering, has the 
relationship between spin relaxation time and momentum scattering time [84] 1h\ ∝ 1h¢	, 
indicating that the spin relaxation rate is proportional to momentum scattering rate. 
Elliot-Yafet mechanism is the dominant spin relaxation process in elemental 
semiconductors with a center of inversion symmetry, such as silicon, germanium and 
carbon. In the subsections below, we discuss in more detail the spin-flip processes due to 
electron-phonon scattering in germanium.  
3.4.3. Spin relaxation in n-type Germanium 
There have seen increased research interest in germanium as a spintronic material, 
for its inversion symmetric crystal structure precludes D’yakonov-Perel’ spin relaxation 
and their compatibility to current Si-based semiconductor industry. Moreover, compared 
to other group IV materials (Si and C), the lowest conduction band (L point) is at the edge 
of the Brillouin zone and is farther away from other bands, resulting in very slow 
intravelly spin relaxation process [88]. The dominating spin relaxation mechanism in 
nondegenerate Ge is therefore intervalley electron-phonon scattering.  
Recently, Li et al. studied the intervalley spin scattering matrix elements in 
nondegenerate Ge [88]. Consider an electron in the conduction band with quantum 
numbers  « and ¬«, where  « and ¬« represents the wave vector and spin state, 
respectively. In the case of scattering into state ©| ­, ¬­ ©〉 with a phonon, the amplitude is 
® ­, ¬­; _°,±  1²ℋ¢° (±)² «, ¬«; _°,±³
 −´ ℏ2µΩ°,±´_°,±  12  12 ∙ ·°( «, ¬«;  ­, ¬­)	. 
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Here ℋ¢°  denotes the Hamiltonian for electron-phonon scattering, _°,± the phonon 
occupation number, v the phonon mode and ±   ­ −  « the phonon wave vector. Ω°,±, 
µ, and  are the phonon energy, density of Ge, and volume, respectively. 
·°( «, ¬«;  ­, ¬­) is the matrix elements for intervalley electron-phonon scattering, 
which reads ·°( «, ¬«;  ­, ¬­) ¸¹º,»(±)<%±¼½¾® ­, ¬­²Z¿ÀÁ&U − ¼sÂV² «, ¬«³s,Â . 
Here X sums over the N primitive cells and  sums over the atoms in a primitive cell. The 
atom position is represented by ¼sÂ, and the mode-dependent displacement vector by 
¹º,». The potential, ÀÁ&, includes the periodic potential formed by crystal atoms and the 
spin-orbit coupling, 
ℏÄÅÆm4m ZÁ&() ×  ∙ . For spin flipping events, ¬­  −¬«, and the 
corresponding spin relaxation rate is  1h\,°  2/ℏµ!4 Ç0È « dÉUÊ «VdÊ « Ç 0
È ­(2/)È |·°( «, ¬;  ­, −¬)|Ω°(±)∙¸_°,±  12  12 gUÊ ­ − Ê «Ω°,±V	. 
Here Nc is the density of states and É(Ê ) the distribution of electronic states. Finding out 
the value of the matrix elements ·°( «, ¬;  ­, −¬) is the most crucial part to determine 
the spin relaxation rate. In Ge, the thermal electrons are located at the four valleys in 
which the center of each valley is at the L points, the edge of the Brillouin zone [Fig. 3-
15(a)] [88]. Six intervalley scattering are possible, with one indicated by the q001 vector. 
These transitions are mediated by absorbing or emitting phonons near the X point, as 
shown in Fig. 3-15(b).  
 
Figure 3-15. Electron-phonon scattering in germanium. (a) The four conduction band 
valleys, with the centers located at the 
of the six possible intervalley transitions is indicated by the 
Phonon dispersion in germanium along the dashed line in (a), i.e., the 
Γ−∆−Χ direction. The symmetries and modes of the 
the figure. (Figure and text adapted from 
The matrix elements 
using group theory and selection rules, and the square of the amplitude for all six possible 
spin-flipping transitions are shown in Table 3
(Ë, b), in which Ë is the angle between 
plane measured from ÌÍ. 
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L points in the Brillouin zone. One 
q001
Χ phonon are noted in 
[88]) 
·°( «, ¬;  ­, −¬) of intervalley scattering can be computed 
-1. Here the spin direction ¬Î is described by 
¬Î and ÏÎ and b is the azimuthal angle in the xy
 
 










Table 3-1. The matrix elements of intervalley spin
transitions. The 
involved in the process, respectively.  All values should be multiplied by the 
square of the corresponding deformation potentials, i.e., 
The coordinates are shown in the figure to the left. 
from [88]) 
The spin relaxation rate due to intervalley scattering in unstrained, bulk 
germanium is then [88] 
1h\  43 2/ 
where  is the effective electron mass (0.22m
Bessel function of the second kind. The multiplying factors before 
and 4, respectively) are the summation of all terms in the 
independent of the spin orientation. With the knowledge of the deformation potentials (35 
meV/Å and 46 meV/Å for 
relaxation time can be readily calculated, as shown in 
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& $ 
$$$Ñ 1  cos Ë  sin Ë sin 2b 1$$Ñ$ 1  sin Ë sinb sin 2Ë cosb 1 − sin$Ñ$$ 1  sin Ë cos b sin 2Ë sinb 1 − sin$$$Ñ 1  sin Ë sinb− sin 2Ë cosb 1 − sin$$Ñ$ 1  cos Ë − sin Ë sin 2b 1
$$$Ñ 1  sin Ë cos b− sin 2Ë sinb 1 − sin
-flip scattering for all six possible 
$ and Ä columns indicate either the $ or Ä
 , for 
(Table and text adapted 
È Ò 8ÔℏµÕΩ$
Ö l ×Ô?Øn
< ×Ô?Ø − 1 
4ÙℏµÕΩÄ
Ö l ×Ù?Øn
< ×Ù?Ø − 1Ú	, 
e), and Ö l ÛÜØÝn is associated with the   (8 and 4 for 
Xi column in Table 3
X1 and X4 phonon modes, respectively), the intrinsic spin 
the solid curve in Fig. 3
Ä 
− cos Ë 
 Ë sin b 
 Ë cos b 
 Ë sin b 
− cos Ë 
 Ë cos b 
 phonons are 
i=1 or 4. 
i=1 
-1, and are 
-16 [88].  
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Figure 3-16. Spin relaxation time of conduction electrons in bulk, unstrained Ge. The 
theoretical values are calculated by considering intervalley scattering only 
[88], while the experimental values are obtained through spin transport 
measurements in long-distance germanium spin-valves [89]. (Figure and 
text adapted from Ref. [88], [89]) 
As temperature lowers, the population of phonons decreases, resulting in fewer 
spin-flipping events and longer spin relaxation time. Recently spin transport in vertical 
spin-valves utilizing hot electron spin injection in Ge is demonstrated [89], and the spin 
relaxation time for a temperature range between 30 K and 60 K are obtained, as shown in 
Fig. 3-16. The extracted spin relaxation time matches theoretical calculations well near 
60 K, but deviates increasingly from the calculations as the temperature decreases. This 
suggests that while intervalley scattering is the dominating spin relaxation mechanism at 
high temperatures, other spin scattering processes become more important as intervalley 
scattering is suppressed at low temperatures. These mechanisms may include intravalley 
scattering, electron-impurity scattering, etc.  
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3.4.3.1. Spin relaxation due to intravalley scattering 
Intravalley scattering describes the electron-phonon scattering events in which the 
initial and final states of the electrons are within the same valley. For Ge, due to the 
space-inversion and time-reversal symmetries of the electrons in the L valley, this effect 
is relatively weak compared to intervalley scattering [87], [88]. Recently Li et al. studied 
the intravalley spin scattering matrix elements by deriving a spin-dependent k⋅p 
Hamiltonian at the vicinity of the L point [88]. They found that the intravalley scattering 
is anisotropic, and much slower than intervalley scattering. Figure 3-17 is a reproduction 
of Fig. 3-16, with the addition of the intrinsic spin relaxation time due to intravalley 
scattering (red curve) [88]. The intravalley scattering is about two orders slower than that 
of intervalley scattering at high temperatures, and becomes more important when crystal 
temperature is lower than 20 K. Remarkably, if intervalley scattering can be quenched, 
the spin relaxation time is predicted to reach 1 µs at room temperature [88], as discussed 





 Figure 3-17. The intrinsic spin relaxation time of intervalley and intravalley scattering, 
and experimental results. The intravalley scattering is calculated for L111 
valley, and assuming a spin orientation along the z axis. Figure and caption 
adapted from Ref. [88].  
3.4.3.2. Effects of strain on spin scattering and anisotropy 
In Table 3-1 it is clear that the spin-flipping scattering is dependent on the spin 
orientation ¬Î. In bulk Ge, the four L valleys are degenerate and all six transitions are 
equally possible, resulting in isotropic spin relaxation. However, if the degeneracy is 
lifted, for example by strain, geometry confinement, or in the presence of an electric 
field, the spin relaxation rate could become anisotropic.  
For instance, in the case of [111] uniaxial compressive strain, the L valleys split 
into one low-energy valley and three high-energy valleys. At a strain level of 1%, the 
energy separation is 0.16 eV [90]. This energy difference can effectively suppress all 
intervalley scattering processes, leaving intravalley scattering the dominant spin 
relaxation mechanism [88], [90]. Since the intravalley scattering is two orders of 
magnitude slower than intervalley scattering, the spin relaxation can be significantly 
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prolonged at room temperature [88]. However, in the case of [111] uniaxial tensile strain, 
three valleys shift down and one valley shifts up in energy. Intervalley scattering is still 
present among the three low-energy valleys, but now the multiplying factors of  , 
instead of being 8 and 4, are 16 − 4 sin Ë sin 2b − 4 sin 2Ë (sinb  cosb) 3⁄  and 
8 3⁄ , respectively [88]. The spin relaxation time is now dependent on the spin orientation 
¬Î.  
3.4.4. Possible spin relaxation mechanisms in highly-doped Ge nanowires 
In the next chapter the experimental results of spin injection in lateral Ge 
nanowires (NWs) will be presented. It is of merit to discuss possible spin relaxation 
mechanisms in this material platform besides the aforementioned intervalley and 
intravalley scattering. Since the NWs investigated in this study are highly doped with 
phosphorous, electron-impurity scattering is expected to be present. At low temperatures, 
while intervalley scattering is quenched, scattering off impurities can become an 
important spin relaxation mechanism [83]. On the other hand, although D’yakonov-Perel’ 
spin relaxation is typically ignored in group IV materials, it could be of impact in NWs 
since the inversion symmetry is broken at the NW interface [84].  
3.5. SUMMARY 
In this chapter the standard model of spin injection is presented. The conductivity 
mismatch between ferromagnetic metals and semiconductors is realized to be the 
fundamental problem impeding efficient spin injection in F/N structures. With the 
insertion of a spin-dependent contact resistance between the F/N interface, the spin 
injection efficiency hence the magnetoresistance of a F/N/F structure can be restored. 
The technique of nonlocal spin injection/detection is also described.  
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Elliot-Yafet mechanism is identified to be the dominating spin relaxation process 
in group IV semiconductors, thanks to the space inversion symmetry in the diamond 
crystal structure that suppresses the D’yakonov-Perel’ mechanism. Spin relaxation in Ge 
mediated by intervalley electro-phonon scattering is discussed and compared with that of 
intravalley scattering. A recent experimental result is compared with theoretical 
calculations and is of excellent agreement at 60 K. It is predicted that if intervalley 
scattering can be quenched by lifting the degeneracy of the L valleys, the spin relaxation 




Chapter 4: Spin injection in Germanium Nanowires 
In this chapter we demonstrate the electrical spin injection in Ge NWs. First the 
growth and characterization of phosphorous-doped Ge NWs will be presented, followed 
by detailed fabrication processes of Ge NW spin-valves.  We will also discuss the various 
design aspects of the spin-valve devices, namely the choice of tunnel barrier and the 
realization of different magnetization configurations in the spin-valves. Next we show the 
experimental results of both local and nonlocal spin-valve effect, which can be explained 
by spin accumulation in the Ge NWs. Using data measured from over hundred samples, 
we map out the contact resistance window for which lateral spin transport is observed, 
manifestly showing the conductivity matching required for spin injection.  Our analysis, 
based on the spin diffusion theory, indicates that the spin diffusion length is larger than 
100 µm in germanium nanowires at 4.2K. Finally we will discuss the impact of contact 
magnetization uniformity and tunnel barrier crystallinity in the strength of spin 
accumulation signal. 
4.1. GROWTH OF HIGHLY-DOPED N-TYPE GE NWS 
The P-doped Ge NWs are grown via the VLS mechanism, in a cold-wall UHV-
CVD chamber, as described in chapter 2. Here both GeH4 (20% dilution in helium) and 
PH3 (100ppm dilution) are used as precursors for the growth. Due to different precursor 
decomposition rates at the liquid catalyst and solid NW interface, Ge NWs grown in 
presence of PH3 have an undoped core, surrounded by a P-doped shell [91], [92]. In order 
to understand the incorporation rate of P-atoms and the doping density, we carried out 
two growths, differing in growth pressures and gas flow rates. The growth parameters are 
summarized in Table 4-1. 
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 NW054_ Ge003 NW082_ Ge004 
Gas flow 
rate (sccm) 
GeH4 50 100 
PH3 10 10 
Pressure (Torr) 2.5 5 
Temperature (°C) 300 290 
Duration (min) 90 90 
Diameter (nm) 20 (tip) -75 (base) 30 (tip) -90 (base) 
Length (µm) 5.2 11.4 
 Table 4-1. Summary of P-doped Ge NWs growth. 
In both growths depicted in Table 4-1, the chamber is first held at 1 Torr for 15 
min in order for the nucleation of NWs to occur. The pressure is subsequently increased 
to higher pressures during the main growth sequence. In both cases, the resulting NWs 
are epitaxial to the substrate, and have small tapering from tip to base.  
4.1.1. Doping Density of P-doped Ge NWs 
Next we study the electrical properties and doping density of the grown NWs. The 
NWs are first harvested onto a 25 nm-thick SiO2 film, thermally grown on a heavily 
doped p-type Si substrate, which serves as the back-gate for all devices. The NWs are 
fabricated into multi-terminal NW field-effect transistors (FETs) with various channel 
lengths (L), using e-beam lithography, cobalt (Co) evaporation and liftoff [Fig. 4-1(a)]. 
Prior to Co deposition, the sample is treated with a short dilute HF dip to remove the 
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Figure 4-1. Test structure used to characterize the P-doped Ge NWs. (a) SEM of a back-
gated, multi-terminal Ge NW FET. Scale bar is 1 µm. (b) Two-point (2p) and 
four-point (4p) measurement scheme. The intrinsic channel resistance (Rch) is 
obtained through 4p-measurement, and the total resistance (Rc) is the 
difference between R4p and R2p. 
We use both two-point (2p) and four-point (4p) measurements to determine the 
NW resistance and metal/NW contact resistance (Rc), as shown in Fig. 4-1(b).  The 
intrinsic NW conductance (G) is defined as Þ  1 SÄ¢  8Ä¢ ∆Ä¢⁄⁄ . An example of two-
point and four-point current (I) vs. voltage (V) data as a function of back-gated voltages 
(VBG) is shown in Fig. 4-2(a). Both NW054-Ge003 and NW082-Ge004 shows intrinsic 
NW resistivities (ρs), defined as SÄ¢/v 	⁄ , as low as a few mΩ-cm. However the 
typical NW length of NW054-Ge003 is only 5µm, which is too short for multi-terminal 
device structure that will be implemented in the spin-valve devices. Therefore NW082-
Ge004 will be the primary source of NWs used in the device fabrication and 
characterization presented in later sections. 
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Figure 4-2. Electrical properties of phosphorous-doped Ge NWs. (a) Four-point and two-
point I-V characteristics of a Ge NW FET, measured for VBG = 10V to -10V in 
2V step. (b) G vs. VBG data, in which the field-effect mobility can be 
extracted from dG/dVBG. (NW source: NW082_Ge004) 
Figure 4-2(b) plots the conductance versus back-gate voltage. The electron 
mobility, µ, is proportional to the slope, 0Þ 0à⁄ , and can be extracted using R =$ ∙ 0(Þ ∙ ) 0à⁄ . Here Cox is the back-gate to NW capacitance per unit length 
calculated using self-consistent numerical simulations (Sentaurus), which ranges between 
74 and 91 aF/µm for d values between 41 and 70 nm. The extracted mobility in our NWs 
is 70±20 ( ∙ e)=$. The doping concentration (n) can be then be extracted from ©(Þ ∙ )|áâãä`  /<R_0 4⁄ . Figure 4-3 shows the NW conductance-channel length 
product, measured at a temperature T = 4.2 K, plotted versus the NW diameter (d) square.  
The linear dependence of these two quantities indicates that the doping density is 
constant for the diameter range investigated. The doping concentration of the P-doped 
NWs is 5±2×1019 cm-3.   
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Figure 4-3. Conductance-channel length product of back-gated, P-doped Ge NW FETs. 
The linear dependence on the square of diameter suggests that the NW doping 
density is constant along the NW axial direction in the diameter range probed 
here. 
4.1.2. Metal-NW contact resistivity 
The Rc values for our Ge NWs with Co contacts, extracted from US¢ − SÄ¢V 2⁄ , 
are 300±100 Ω. We employ the transmission line model (TLM), which takes into account 
the geometry of NWs, to accurately obtain the specific contact resistance, ρc.  
 71 
 
Figure 4-4. Transmission line model for specific contact resistance extraction. (a) SEM 
image showing a typical metal-to-NW contact. (b) Schematic of the coverage 
of evaporated metal on a NW. Here we assume that only the top half of the 
NW is in contact with the metal. (c) Transmission line model for a metal-
NW contact with length W. 
The SEM image in Fig. 4-4(a) represents a typical metal-NW contact with e-beam 
evaporated metal. It can be seen that not the entire circumference of NW is in direct 
contact with the metal. Here we assume that the metal only contacts the top section of the 
NW, as shown schematically in Fig. 4-4(b). We then use the transmission line model 
[Fig. 4-4(c)] to describe the current distribution of a metal-NW contact with length W. 
Here v0 is the voltage applied to the contact, ρs the NW resistivity, and d the NW 
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diameter. The voltage and current at position x in the NW is V(x) and I(x), respectively, 
and the current flows from x=0 to x=W. The voltage drop at each infinitesimal dx is then 
0  − 4å\/0 0@ ∙ 8 
And the current difference between I(x) and I(x+dx) is 
08  æ` − 2å4 (/0 ∙ 0@)⁄  /0 æ` − 2å4  0@ 
Rewriting the above equations, we have 00@  − 4å\/0 8 080@  /02å4 (æ` − ) 
Combining these two, we then have 080@  /02å4 −00@  2å\å40 8 
Solving for I(x) and using the boundary conditions I(0)=0 and I(W)=i0, we have 
8(@)  ç` sinh(@/)sinh(è/) 
where the transfer length LT is defined as  
  ´0å42å\  
The voltage is then 
(@)  æ` − 2å4ç`/0 cosh(@ ⁄ )sinh(è ⁄ ) 
Using boundary condition V(W)=0, we can get 
æ`  2å4ç`/0 coth(è ⁄ ) 
S4 ≡ æ`ç`  2å4/0 coth(è ⁄ )  4å\/0 coth(è ⁄ ) 
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By experimentally measuring Rc, ρs, d, and W, the LT, hence ρc, can be determined 
unambiguously. We calculate a specific contact resistance of 1.8±1.6×10-8 Ω⋅cm2 for Co 
contacts, which is the record low value for metal contacts on n-type Ge [93]–[95]. The 
contact resistance to n-type Ge is typically large, and has been usually attributed to the 
Fermi level being pinned near the valence band and inefficient n-type dopant activation 
in Ge, resulting in a large Schottky barrier height and contact resistance [38], [95], [96]. 
Our results suggest that using highly doped n-type Ge (n=5±2×1019 cm-3), the Schottky 
barrier width becomes narrow and electron tunneling through the barrier is more 
efficient, reducing the metal-Ge contact resistance. The low contact resistances between 
Co and the Ge NWs allows for interface resistance engineering to overcome the 
conductivity mismatch problem stated previously in Chapter 3.   
4.2. FABRICATION OF GE NW SPIN-VALVES 
Having grown highly-doped, phosphorous-doped Ge NWs and realized low 
Co/NW contact resistances, we discuss here the process flow and design rules for Ge NW 
spin-valve devices. Below in Fig. 4-5 is the schematic of the NW spin-valve device. The 
fabrication process is similar to those of previously described multi-terminal devices, 
except that here a thin layer of MgO is deposited between the NW and Co by e-beam 
evaporation.  Besides, the electrodes are designed to have different widths such that the 
magnetization can be tuned individually. In the sections below we discuss in more detail 
the methods of MgO deposition and the layer quality, as well as the considerations for the 
contact width.  
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Figure 4-5. Schematic of NW spin-valve device, featuring MgO tunnel barrier and multi-
terminal structure. 
4.2.1. Tunnel barrier formation  
As discussed in the chapter 3, in order to restore spin polarization in the 
semiconductor, an interfacial resistance with spin-polarization is needed at the 
metal/semiconductor interface. Magnesium oxide (MgO) has a large band gap (7.8 eV 
[97]), and exhibits spin-dependent tunneling when contacted with bcc FM, therefore can 
serve as an ideal tunnel barrier for metal/semiconductor interface. 
Magnesium oxide can be grown by several techniques, including sputtering, 
atomic-layer-deposition, and e-beam evaporation. Epitaxial MgO has been achieved in 
F/MgO/F magnetic tunnel junctions (MTJs) by sputtering techniques [98], [99]. Multi-
layer structures of FM’s and MgO are usually deposited in situ using conventional radio-
frequency (RF) sputtering techniques, and are subsequently fabricated into spin-valve 
devices. However, sputtering deposition might cause plasma-induced damage to the 
semiconductor [100], [101], and is therefore not suitable for tunnel barrier deposition on 
NWs. Atomic layer deposition (ALD) of MgO has also been proposed, using sequential 
exposures of bis(ethylcyclopentadienyl)magnesium [Mg(CpEt)2] and H2O [102]. It has 
the advantages of well-controlled growth rate and good conformality over structures with 
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high aspect ratio. However, the F layers must be deposited ex situ, which increases the 
possibility of interface contamination. Evaporation techniques, such as molecular beam 
epitaxy (MBE) or e-beam evaporation, on the other hand, are capable  of depositing both 
F layers and MgO in situ, and are relatively damage-less processes. Indeed, 
magnetoresistance ratio of a MTJ as large as 410% at room temperature has been 
demonstrated using MgO grown by MBE as the tunnel barrier, featuring fully epitaxial 
MgO(001) on Co(001) [60]. In this study, we choose to deposit MgO by e-beam 
evaporation under high-vacuum, room-temperature conditions. Below we present the 
properties of the tunneling F/MgO/NW contacts, including surface roughness, tunnel-
barrier uniformity and temperature dependence.  
4.2.1.1. Surface roughness 
The MgO is deposited on a Si (100) wafer, using stoichiometric, amorphous MgO 
source in a CHA 4-pocket e-beam evaporation tool (SEC 1000 RAP), at room 
temperature and with a base pressure of 5×10-6 Torr. The deposition rate is less than 0.1 
Å/s. Prior to loading, the wafer is treated with HF to remove native oxide. The final 
thickness (100 Å) is confirmed using a spectroscopic ellipsometry. The sample is then 
scanned in an atomic force microscope (AFM), as shown in Fig. 4-6. The surface is 
relatively flat, with a roughness measure of 0.2 nm. This ensures that the current injection 
through the tunnel barrier is uniform and does not crowd into pin holes.   
 
Figure 4-6. AFM image of evaporated MgO on Si (111) surface. The surface roughness is 
0.2 nm. A surface profile (top) is taken along the dashed white line. 
4.2.1.2. Tunnel barrier quality
 To prove the current injection mechanism through the contacts, we fabricated a 
test structure to assess the tunnel barrier quality of MgO, as shown in Fig. 4
half of the device fabrication process is similar to that described in the previous section:
NW dispersion, followed by EBL and Ni lift
NW, which serves as the ohmic contact. The device subsequently went through another 
EBL and Co lift-off process, but a thin layer of MgO
before Co deposition. This contact will serve as the tunneling contact of the device. 
Temperature-dependent I-V 
Co/MgO contacts to characterize the tunnel barrier properties (Fig. 4
exhibit non-linear characteristics, in which the current increases exponentially with 




-off. Here Ni is directly deposited onto the 
 (12 Å) is evaporated onto the N
measurements are performed between each adjacent Ni
-8). The 
shows only weak temperature dependence. These signatures 
 






suggest that in this device, tunneling through the MgO barrier is the main current 
injection mechanism.  
Figure 4-7. Test structure for Co/MgO/NW tunnel barrier assessment. Two kinds of 
contacts are formed on the NW: the tunneling (yellow) contact by Co/MgO 
and the ohmic (green) contact by Ni.
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Figure 4-8. Electrical data of a NW device that consists of both ohmic and tunneling 
contacts as a function of temperature. The I-V curve is non-linear and is 
weakly dependent on temperature, consistent with tunneling mechanism. 
To establish that single-step tunneling is the dominating carrier transport 
mechanism in Co/MgO/NW junctions, we apply the “Rowell criteria” to assess the 
quality of the contact [103], [104]. The Brinkman–Dynes–Rowell (BDR) model [103] 
states that the conductance of the tunnel contact should have a parabolic dependence on 
applied voltage. By differentiating the current with voltage, dI/dV, we can obtain the 
conductance at each voltage point in our NW tunnel contacts, as shown in Fig. 4-9. 
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Figure 4-9. Temperature-dependent conductance of NW tunnel junctions. Solid-lines are 
fitting results to parabolic dependence on voltage. 
However being able to fit the BDR model is only a necessary but not sufficient 
condition. It has been shown that tunnel barriers with pinholes can still exhibit parabolic 
G vs. V signature [105]. The temperature-dependence of zero-bias-resistance (ZBR), 
namely Þ(0)=$, is another indicator of the tunnel barrier quality. In the NW tunnel 
contacts, the ZBR has only modest dependence on temperature [106], [107], as shown in 
Fig. 4-10, suggesting the integrity of MgO as a tunnel barrier on Ge NWs.  
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Figure 4-10. Zero-bias-resistance as a function of temperature. Left-hand axis values are 
normalized to 300 K data. 
4.2.2. Magnetization of nanomagnets 
In order to observe spin-valve effect in Ge NW devices, the experimental 
apparatus must be able to attain different magnetization configurations. To achieve this, 
we use rectangular-shaped magnets in which the length is much longer (µm’s) than the 
width (<500 nm). The shape anisotropy ensures that the electrodes’ magnetization 
direction is pinned to the long-axis. The magnetization direction can then be switched by 
sweeping an external magnetic field parallel to the easy axis. Utilizing non-identical 
electrode width in one device, we will then be able to flip the magnetization of individual 
electrode by sweeping a magnetic field along the easy-axis, and study the device 
characteristics at various magnetization configurations. 
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Figure 4-11. OOMMF simulations of Co nanomagnets. (a) Structure used in the 
simulation. The rectangle width varies from 100 nm to 500 nm. Cobalt 
material parameters are assumed. (b) Magnetization hysteresis as the 
magnetic field is sweeping up and down in the y-direction. (c) 
Microscopic view of the domain magnetizations at different stages of the 
simulation, as labeled in (b).  
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We employ micomagnetic simulations (Object Oriented Micromagnetic 
Framework, OOMMF) [108] to study the switching filed of nanomagnets as a function of 
width. The simulation structure is shown in Fig. 4-11(a), which is a rectangle with a 
length of 1 µm. The width ranges from 100 nm to 500 nm. The cobalt material 
parameters are used here. The simulation results of a Co strip with width of 100 nm is 
shown in Fig. 4-11(b), in which it plots the y-direction magnetization normalized to 
saturation magnetization as a function of the magnetic field in y-direction. The 
magnetization hysteresis can be clearly observed, and the coercive field can be readily 
recognized. Figure 4-11(c) plots the microscopic view of the domains at different stages 
of positive-field sweep, as indicated in Fig. 4-11(b).   
  
Figure 4-12. OOMMF simulation results of nanomagnets. (a) Hysteresis curves of Co 
stripes with different widths. (b) Coercive field vs. width. The wider the 
magnet, the smaller the coercive field is. The dashed lines represent the 
typical widths of contacts used in this study. 
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The data in Fig. 4-12 summarizes the simulations results. Figure 4-12(a) shows 
the hysteresis curves for different widths, in which the narrower strip has wider hysteresis 
window. Indeed, the plot of the coercive field against width in Fig. 4-12(b) clearly shows 
that the coercive field is inversely proportional to the width. Therefore we can probe the 
spin-valve effect in our devices if we employ varying contact width in one device. 
4.3. SPIN INJECTION  IN  GE NWS 
4.3.1. Two-point (local) spin-valve measurement 
We use semiconductor analyzer to characterize the electrical properties of the 
spin-valve devices. Figure 4-13 is a typical two-point I-V data of a Ge NW device with 
10 Å-thick MgO at 4.2K. We can see that the I-V curve is nonlinear and the resistance 
(>0.1 MΩ) is much larger than that of devices without MgO presented in section 4.1.  
 
Figure 4-13. Current-voltage data of a Ge NW spin-valve device using 1nm-thick MgO 
as tunnel barrier at 4.2K. The device is dominated by the tunnel barrier, 
showing non-linear I-V and high resistance. The scale bar is 500 nm.  
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We use low frequency lock-in techniques to characterize the magnetoresistance 
(R) of the NW devices. The voltage drop between two adjacent contacts is monitored 
while a contact AC current (100 nA, 11 Hz) is maintained between the two contacts and 
an external magnetic field (B) in the direction parallel to the contacts is being slowly 
swept (1 mT/s). Figure 4-14 shows the R vs.B data of the device presented in the previous 
figure. The B-field is first ramped to 250 mT, and is slowly swept to -250 mT and back, 
as indicated in the figure. The data exhibits hysteresis as a function of B-sweep, and is 
symmetric about B=0, which can be explained by the spin-valve effect. For the positive 
sweep (red curve) of Fig. 4-14, at B = -250 mT, both electrode magnetizations are aligned 
with the B-field, as indicated by the arrows. As B is increased to +50 mT, the 
magnetization directions of the two electrodes become antiparallel as the wider electrode 
changes polarization, and the resistance increases by 60 kΩ. The resistance stays constant 
until B reaches +160 mT, at which the magnetization of the narrow electrode reverses.  
Sweeping the B-field further, the electrodes’ magnetizations become parallel again and 
the resistance falls back to the initial value. The reverse sweep generates a symmetric 
trace and both positive and negative sweeps are repeatable. 
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Figure 4-14. R vs. in-plane B-field measured in the two-point configuration. The red 
(blue) trace corresponds to the positive (negative) sweep direction. The 
solid arrows indicate the magnetization directions of the contacts. 
4.3.2. Four-point (nonlocal) spin-valve measurement  
In order to verify that the observed spin valve-like signal in the two-point 
configuration stems from spin injection, we performed MR measurements in the nonlocal 
configuration. Figure 4-15(a) inset shows a SEM of the device and the contact 
configuration used in the nonlocal MR measurement; the device contains a 15 Å-thick 
MgO tunnel barrier.  The top panel of Fig. 4-15(a) shows the nonlocal voltage difference 





Figure 4-15. Nonlocal magnetoresistance measurement of a Ge NW spin-valve device. 
Spin signal in nonlocal and two-point configuration, and schematics of 
spatial-dependent µ↑ and µ↓ at different magnetization configurations. (a) 
Top panel: Nonlocal voltage (VNL) as a function of the in-plane B-field for 
positive and negative sweep direction. At large negative B, all four 
electrodes’ magnetization directions are parallel.  As B is swept toward the 
positive direction, the signal jumps to a maximum when the magnetization 
direction of the V- electrode switches and becomes antiparallel to other 
three contacts. The I- contact switches magnetization as B is further 
increased, and the signal drops.  At larger B all contacts magnetizations are 
parallel and the signal returns to background value.  Inset: SEM of the Ge 
NW device, and the nonlocal measurement configuration. Bottom panel: 
Two-point MR data measured between the two contacts used as current 
leads in the nonlocal measurement. The resistance peaks when the two 
contacts have antiparallel magnetizations, and occurs at the same B-field 
where the transitions happen in the nonlocal traces. (b) Schematics of the µ↑ 
and µ↓ along the NW; the dots indicate the spin orientation probed by the 
voltage contacts. 
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The measured signal can be explained by examining the correspondence between 
the magnetizations of the contacts and the spin-up (µ↑) and spin-down (µ↓) chemical 
potentials, as shown in Fig. 4-15(b). At B = -300 mT, all four electrodes are magnetized 
toward the negative direction, as indicated by configuration (I). The spin-polarized 
electrons injected into the NW create spatial-dependent µ↑ and µ↓ along the NW axis, as 
shown in the top panel of Fig. 4-15(b). The constant background signal in Fig. 4-15(a) is 
typically observed in nonlocal measurements, independent of the spin valve effect.  As B 
is ramped to +23 mT [configuration (II) of Fig. 4-15(a), and middle panel of Fig. 4-
15(b)], V- reverses and detects µ↑ while V+ still senses µ↓. This translates into a 90 µV 
increase in VNL. At B = 41 mT, the I+ electrode switches and is now injecting spin-up 
electrons into the NW [configuration (III) in Fig. 4-15(a), and the bottom panel of Fig. 4-
15(b)].  While V+ and V- are still sensitive to µ↓ and µ↑, respectively, the voltage 
difference is now of the same magnitude but opposite sign to that of the previous stage, 
which translates into the 70 µV drop below the background level in Fig. 4-15(a).  At even 
larger B-field all the electrodes’ magnetizations are aligned, and the signal now 
represents the spatial dependence of µ↑.  Reverse sweeps show similar behaviour.  Also 
shown in the bottom panel of Fig. 4-15(a) is the two-point MR data measured between 
electrodes I+ and I- , which behaves similarly to that of Fig. 4-14: the resistance initially 
stays constant while the field is slowly being swept toward the opposite direction, jumps 
to a larger value when the wider electrode flips its magnetization, and drops to the initial 
value after both electrodes are again aligned with the field.  The transitions in two-point 
and nonlocal data occur at the same B-field, which strongly suggests that the spin valve 
effect observed in two-point MR originates from spin injection and accumulation in Ge 
NWs. 
 
4.3.2.1. Baseline value of nonlocal measurement
In typical nonlocal measurements, a non
observed, as shown in the previous section. It
currents between large contact pads. However in our devices the leakage current is less 
than 1 pA and hence can be ruled out. Another possibility is the non
injection at the contacts, which may be due to the uneven tunnel barrier thickness or the 
existence of pinholes. Though we established in previous section that the tunnel barrier 
dominates the contact, it is possible that the MgO is not deposited onto the NW 
conformally. We discuss here how a non
voltages of nonlocal measurements in lateral NW spin
Figure 4-16. Top-view schematic of nonlocal measurement of NW spin
constant current 
difference is measured between 
case in which the current injection 
(0, w), and B (x, y
shown in the grey area. (
 In Fig. 4-16, we sketch the nonlocal measurement schematic of a NW spin
device. The current is injected at 
barrier is conformal, the current should be injected uniformly
we consider a case that the current injection happens at the point A, as shown in the 
figure. For the region x≤0, the equipotential lines are concentric semicircle near the 
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-zero baseline voltage is usually 
 may originate from the small leakage 
-uniform electron 
-uniform tunnel barrier can relate to the baseline 
-valve devices.  
 
-valve devices. A 
i0 is maintained between x=0 and x=-b, while the voltage 
x=L and x=b. Here we consider a
and detection happens at point A 
) = (L, w), respectively. The equipotential lines are also 
Figure and caption adapted from Ref. [109]
x=0 and the voltage is detected at x=L. If the tunnel 
 across the junction. Here 
 specific 




injection point, and becomes parallel to y-direction near x=-b. For positive x region, the 
current first spreads out to x>0 and then curls back toward negative x, resulting in the 
nonzero, varying voltage along x=L. If the voltage detection at x=L is also non-uniform, 
the nonlocal voltage will have a baseline voltage, and is proportional to the injection 
current i0. It should be noted that the baseline voltage depends strongly on the nature of 
non-uniformities of the contacts, and could be either positive or negative.  
To further understand the baseline in nonlocal measurements, we fabricated a test 
sample which consists of multiple contacts with a MgO thickness of 0.8 nm, as shown in 
Fig. 4-17(a). Two electrodes are used as current leads, and the nonlocal voltage is 
measured between each pair of adjacent contacts on the NW. The data in Fig. 4-17(b) 
shows that as the injection current is increased from 10 nA to 100 nA, the measured 
voltage generally increases by 10-fold as well. Moreover, both positive and negative 
voltages appear, depending on which pairs are used as voltage detectors. These are 
consistent with non-uniform tunneling current at the contacts, which can be explained by 


















Figure 4-17. Nonlocal voltage baseline test results. (a) SEM of the device used for 
nonlocal baseline voltage measurement. (b) Two contacts (“f” and “e”) are 
used as current injectors, and voltage is measured between each adjacent 
pair of contacts. As the injection increases, the VNL also increases. Both 
positive and negative values have been observed, depending on which pair 
of contacts are used as detectors. 
4.3.3. Spin diffusion length in Ge NWs 
A key parameter to describe the spin transport is the electron’s spin diffusion 
length (lsf), which describes the length-scale that an electron can travel before losing its 
spin orientation. The reported lsf values in other semiconductors are, 1.8 µm in GaAs 
[74], and 2 µm in graphene at low (< 10 K) temperatures [110].  For Si, coherent spin 
transport over 10 µm was demonstrated using hot electron injection at 85K [111], and 
recently a lsf of 0.2 µm at room temperature has been reported [112].  The lsf  value in a 
semiconductor is related to the two-point MR (≡ ∆R/RP)
 [74], as described in Chapter 3:  
ΔS  2([j:v:  [-v{)(v:v{) cosh l (qkxn  ux 1  lv{vwn sinh l (qkxn
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∆R is the resistance difference between the antiparallel (RAP) and parallel (RP) 
configurations of the electrodes’ magnetizations, [j: and [- are the bulk spin asymmetry 
coefficient in a Co electrode and spin-dependent tunnelling coefficient of the 
Co/MgO/NW contact, vw and v: are the product of lsf and resistivity (ρs) of the Ge NWs 
and Co, respectively. The parameters in these equations are either known, such as [j: 
and and v:, or can measured in the experiments, such as the Ge NW resistivity, and v{. 
However, the spin-dependent tunnelling coefficient remains unclear for the Co/MgO/Ge 
NW tunnel contact used here.  Moreover, owing to the absence of a well defined crystal 
direction at the Co/MgO/NW contact, as well as the e-beam evaporated MgO, we expect 
the [-  values to be device dependent.    
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Figure 4-18. Specific contact resistance (r
C
) vs. resistivity (ρ
s
) data for Ge NWs with Co 
contacts. (a) The different symbols represent devices with (circles) or 
without (triangles) MgO tunnel barriers, and the closed symbols represent 
devices that exhibit spin valve effect.  (b), (c), and (d) are the MR contour 
plots calculated using lsf = 5, 50, and 500 µm, respectively. In (d) the 
maximum MR contour (red corridor) overlaps best with the devices showing 
spin injection; partial overlap is obtained as long as lsf is assumed to be 
larger than 100 µm.  We note that some devices in the red band did not 
exhibit spin valve effect, a finding we attribute to variability associated with 
e-beam evaporation of MgO, namely lack of crystallinity or a well defined 
crystal direction of the Co/MgO/Ge NW stack. 
In order to estimate the lsf in Ge NWs we examined more than hundred devices 
spanning over six orders of magnitude in r
C
, and manifestly mapped out the optimum 
conditions for spin injection.  Figure 4-18(a) shows r
C
 vs. ρs for all devices examined in 
this study; the closed (open) symbols represent devices in which spin valve effect is 
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present (absent).  The data show that spin injection is only observed in devices with r
C
 
between 10-4 and 10-3 Ω·cm2, and are absent at higher or lower r
C
.  We then calculated 
the optimal range of r
C
 and ρs values for spin injection (red corridor in Fig. 4-18) using 
[- and lsf as fitting parameters; higher (lower) lsf values move this corridor upward 
(downward), while [- impacts mainly the MR value. The rF used in the calculation is 
4.5×10-11 Ω⋅cm2 [74]. In order to overlap the calculated (r
C
, ρs) corridor which allows for 
spin injection with the measured (r
C
, ρs) window where spin valve effects are 
experimentally observed, the lsf values in the Ge NWs examined here have to be at least 
100 µm.  As shown in Fig. 4-18(d), the best overlap between theory and experiment is 
obtained for lsf = 500 µm.  Though the lsf cannot be determined more accurately using this 
technique, it is clear that the spin diffusion length in Ge NWs at 4.2 K is larger than 100 
µm. 
 
Figure 4-19. Magnetoresistance ratio versus contact resistivity. A measurable MR ratio 
can only be observed between a r
C
 of 10-5 to 10-3 Ω⋅cm2; there are no 
observable spin-valve effect for devices with either larger or smaller contact 
resistivity values. 
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Indeed, if we plot the MR ratio as a function of r
C
, as shown in Fig. 4-19, we find 
that the highest values of MR fall onto devices with r
C
 of 10-4, consistent with the results 
from 4-18. We note that since the input impedance of the lock-in amplifier is 100 MΩ, 
electrical characterization for devices with contact resistivities larger than 10-3 Ω⋅cm2 is 
not reliable. It can in principle to be resolved by using lock-in amplifiers with larger input 
impedance. 
4.3.4. Temperature dependence of spin-valve effect 
The temperature-dependence of spin-valve signal can provide insight into the spin 
relaxation mechanisms in Ge NWs. As discussed in chapter 3, the dominating spin 
relaxation mechanism is Elliot-Yafet spin relaxation, which is proportional to momentum 
scattering rate [86]. Therefore as temperature increases, the spin relaxation rate is 
expected to increase thanks to elevated phonon scattering. Figure 4-20 data shows the 
nonlocal spin-valve signal measured from 1.5 K to 20 K; the device has a 10Å-thick 
MgO tunnel barrier. The signal is the strongest at 1.5 K, and decreases as the temperature 
is increased to 20 K. Figure 4-21 plots the change in nonlocal voltage (∆VNL) versus T
-1.  
Recently it is shown that in bulk Ge [113], the spin relaxation time, τs, is proportional to 
T
-1.9. We surmise here that in Ge NWs, other extrinsic mechanisms which are less 




Figure 4-20. Temperature-dependence of nonlocal spin-valve signal. The signal, ∆VNL, 
decreases as the temperature increases, which may be explained by Eliot-
Yafet spin relaxation mechanism. 
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Figure 4-21. Nonlocal signal as a function of 1/T. The temperature dependence is weaker 
than that of momentum scattering in bulk Ge (T-1.9) [113]. 
4.4. MECHANISMS LEADING TO UNDERPERFORMED NW SPIN-VALVES 
In this section we discuss possible reasons that may reduce the magnetoresistance 
in NW spin-valve devices. First we investigate the magnetization of electrodes in more 
detail, and find that non-uniform magnetization of the magnetic materials covering the 
NW may decrease the polarization of electric current. Next we focus on the crystallinity 
of the deposited MgO, and its effect on the spin-valve signal. 
4.4.1. Non-uniform magnetization of ferromagnetic electrodes  
In most studies of electrical spin injection using ferromagnetic electrodes, the 
contacts are assumed to have uniform magnetization direction. This is reasonable since 
most of the normal metal or semiconductor that serves as the channel are either planar 
structures or have a low aspect ratio [112], [114]. However, evaporated contacts on NWs 
 
might have discontinuities due to shadowing effects, which in turn can lead to 
disconnected contacts and/or non
We implement OOMMF simulation to illustrate the effect of non
contacts on the magnetization process. Figure 4
the NW is assumed to be into the plane. At an external 
axis of the contact, Fig. 4
ferromagnetic contact. Here we use Co’s parameters in the simulation. It can be noted 
that while the domains away from the NW region is uniform and parallel to the applied 
field, the magnetization along the circumference of the NW is not uniform. As 
highlighted by the red circle, only the very top of the contact has same magnetization 
direction as the main body of the electrode. This will reduce the spin polarization of the 
injected current, and lead to smaller
Figure 4-22. OOMMF simulation for the magnetization of ferromagnetic electrodes on 
the NW. (a) Simulation structure, showing only the Co contact; NW is 
pointing into the plane. (b) 
field of 200 mT. 
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-uniform magnetization direction.   
-22(a) depicts the 2D simulation structure, 
B-field of 200 mT along the long 
-22(b) shows the microscopic magnetizations in th
 spin-valve effect.  







Magnetic force microscopy (MFM) imaging is used to study the magnetization of 
non-planar nanomagnets [115]. The characterization is done in a commercial atomic 
force microscope (Digital Instruments Dimension 3000), using a rectangular Si cantilever 
coated with Co-Cr alloy (Bruker MESP). The MFM tip has a nominal coercive field of 
400 Oe and a magnetic moment of 10-13 emu. The magnetic information of the sample is 
acquired using the “Lifting” mode: as illustrated in Fig. 4-23, first the topography of the 
sample is measured with typical tapping mode AFM [Fig. 4-23(a)], and the it is repeated 
on the same line with the tip lifted to a constant height (H) [Fig. 4-23(b)], in the range of 
15 nm to 50 nm. This prevents the interference from the surface force, which is short-
ranged. Prior to characterization, an external B-field of 500 mT parallel to the long axis 
of the contacts is applied to magnetize the electrodes.   
 
Figure 4-23. Illustration of magnetic force microscopy imaging. (a) The topography is 
first acquired using AFM tapping mode. (b) The magnetic information of 
the surface is measured by repeating the scan following the topography of 
the sample, with the tip lifted by a height H. 
The MFM tip, on the other hand, has a magnetization direction perpendicular to 
the sample surface. Therefore the force will be strongest if the local magnetization of 
sample is out of plane. In Fig. 4-24 we show the MFM results of a typical, multi-terminal 
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NW spin-valve device. The topography is shown in Fig. 4-24(a) and the MFM in Fig. 4-
24(b), taken at a lift height of 50 nm. The MFM data reveals the force exerted on the tip 
at any point of the map. Here in the color-coded image, red and purple denotes opposite 
directions of the force the tip measured. We can see that near the circumference of the 
NW where the cobalt makes contact, there are opposite directions of forces on either side 
of the NW, as noted by the dashed circle in Fig. 4-24(b). This is consistent with OOMMF 
simulation presented in Fig. 4-22, and may partially explain the small MR ratio of NW 
spin-valve devices. 
 
Figure 4-24. MFM data of a NW spin-valve device. (a) Topography of the NW device. 
(b) MFM of the same device. The measured magnetic force is strongest if 
the domain has magnetization direction perpendicular to the plane. It can 
be seen that the force has opposite polarity at either side of the NW.  
4.4.2. MgO crystallinity 
For spin-valve devices, crystalline MgO has proven crucial to achieving high MR 
ratio performance. For bcc Co1-xFex/MgO structures, the spin-filtering can reach up to 
85% if the MgO is crystalline and in (001) direction. Indeed, MTJ’s utilizing highly 
oriented MgO(100) as the tunnel barrier have shown superior MR ratio than that of 
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MTJ’s with amorphous tunnel barrier, e.g. Al2O3 [59]. In our devices, the MgO is 
deposited by e-beam evaporation from amorphous target, at room temperature and 
without further heat treatment. It is expected that the MgO layer is polycrystalline. The 
lack of a well-defined crystal direction might lead to lower spin-filtering effect of the 
Co/MgO/Ge NW tunnel junction.  
Recent years have seen raised interest in growth of crystalline MgO on Ge 
substrate [116], [117]. Han et al has shown that via MBE at 250°C, MgO grown on 
Ge(001) is (001) oriented and has a 45° in-plane rotation with respect to that of Ge [116]. 
Petti et al investigated in more detail the effect of substrate preparation, deposition 
temperature and post-growth annealing on the crystallinity of MgO [117]. They found 
that, by growing MgO via MBE at room temperature with post-growth annealing at 
500°C, the grown MgO is epitaxial and has a well-defined [110] direction parallel to 
[100] direction of Ge substrate [117], as shown in Fig. 4-25. The Ge substrate also has 
the least amount of oxidation.  
 
Figure 4-25. Epitaxial MgO grown on Ge. (a) High resolution STEM of Fe/MgO/Ge 
heterostructure, with surface parallel to Ge (-110) planes. The epitaxial 
relation of MgO and Ge is clearly seen. (b) Schematics of the lattices and 
crystal direction. (Figure and caption adapted from Ref. [117])  
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4.5. CONCLUSION 
In this chapter, we demonstrated the growth and characterization P-doped, n-type 
Ge NWs. We achieved electrical spin injection and detection in n-type Ge NWs, and 
mapped out the contact resistance window which allows for spin injection, manifestly 
showing the conductivity matching required for spin injection. By exploring a wide 
parameter space in contact resistivity, we show that the spin diffusion length in Ge NWs 
might be larger than 100 µm.  These findings highlight Ge NWs as a potential spintronic 
material. We also investigate possible parameters that may have hindered highly 
polarized spin current in Ge NWs, including the uniformity of electrode magnetization 
and MgO crystallinity. Processes that may improve the MgO crystallinity are suggested, 




Chapter 5: Summary and Future Work 
5.1. SUMMARY 
The principle of scaling was addressed in Chapter 1, followed by a review on the 
challenges and issues of scaling in deeply scaled Si MOSFETs. It is established that 
conventional scaling cannot continue improving the transistor performance, largely due 
to the onsets of short-channel effects. Adopting novel channel materials and applying 
multi-gate structures are considered promising routes toward continued MOSFET scaling 
trends. Besides, using the spin degree of freedom in the electronic devices is expected to 
enhance the functionality and performance of the overall integrated circuits. In this work, 
germanium nanowires are investigated as potential platforms for future electronic and 
spintronic devices.  
In Chapter 2, the growth and characterization of the Ge-SixGe1-x core-shell 
nanowires are discussed, followed by the NW n-type doping study using low energy 
phosphorous implantation. The implantation conditions are carefully chosen such that not 
all part of the NWs are amorphourized after ion implant. The fabrication process of Ω-
gated, NW n-FETs is described. We then compare the device characteristics fabricated 
using NWs with and without the SixGe1-x shell, and demonstrate performance metrics 
comparable to state-of-the-art Ge n-FinFETs fabricated from top-down approach. Lastly, 
using the channel-length dependence of NW FET characteristics, we are able to isolate 
the contact resistance out of the total device resistance, and conclude that the intrinsic 
channel resistance is the main limiting factor of the ON-current of Ge NW n-FETs, which 
can be explained by the presence of large interface trap density at the NW/dielectric 
interface. 
In the next part of this work we study the aspects of spintronic applications of Ge 
NWs. In Chapter 3 general theories of spin relaxation in semiconductors are briefly 
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reviewed, particularly Elliot-Yafet and D’yakonov-Perel’ mechanisms. The relationship 
between the spin relaxation rate and momentum relaxation rates in these two processes 
are discussed. The dominant spin scattering mechanism in nondegenerate Ge is spin-
flipping mediated by intervalley phonon scattering, and is reviewed in detail. It is noted 
that intervalley scattering is anisotropic in Ge, and can be slowed down by lifting the 
degeneracy of the four L valleys. Calculated intrinsic spin relaxation time is then 
compared with experimental results. Other relaxation mechanisms relevant to spin-
polarized electrons in highly-doped Ge NWs are also discussed, which include electron-
impurity scattering and structure-enhanced spin-orbit coupling. 
In Chapter 4 we demonstrate spin-polarized transport in Ge NWs. The NWs are 
grown via Au-catalyzed, VLS mechanism, using phosphine and germane as precursors. 
The grown NWs are n-type, showing an average resistivity of 2×10-3 Ω·cm, 
corresponding to a doping level near high-1019 cm-3. Thanks to such a high doping 
density, the contact resistivity between Co/Ge NW is remarkably low, reaching 10-8 
Ω·cm2. With such a low intrinsic contact resistivity, we are able to engineer the 
Co/MgO/Ge NW tunnel contact resistance by adjusting the MgO thickness, mapping out 
the optimal conditions for spin injection in Ge NWs. Both two-point (local) and four-
point (nonlocal) spin-valve signals are demonstrated in lateral NW devices. Using data 
collected over hundred samples spanning over six orders of magnitude in contact 
resistance, it is suggested that the spin diffusion length may be longer than 100 µm in Ge 
NWs at low temperatures. Our results indicate that Ge nanostructures can be a desired 
platform for spin-based devices.  
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5.2. FUTURE WORK 
5.2.1. High performance Ge NW n-FETs 
5.2.1.1. NW/dielectric interface passivation 
In Chapter 2 we demonstrated Ge/SixGe1-x core/shell NW n-FETs with 
performance comparable to that of FinFETs fabricated from top-down approaches. 
However the ON-current is still smaller than its p-FET counterparts [118]. The 
underperformance of the NW n-FETs investigated in this study is attributed to the high 
interface trap density, possibly present in NW/dielectric interface. Indeed, the poor 
interface between Ge and dielectric is one of the most critical issues in Ge-based 
MOSFETs [2], [119]. Various interface passivation schemes, such as Si-cap [120], [121], 
GeON [122], and GeO2 [36], [48], [51], have been demonstrated to reduce the interface 
trap density and increase the inversion charge mobility in either p- or n-FETs. Recently 
Ge planar n-FETs with high-k/GeOx/Ge gate stack are fabricated with the interfacial 
GeOx layer formed by plasma post-oxidation [48]. The devices show a low Dit in the 10
11 
cm-2⋅eV-1 range, and a peak electron mobility close to 550 cm2/V⋅s [48]. It is expected 
that if the NW/dielectric gate stack quality can be improved, the ON-current of Ge NW n-
FETs can be further increased.  
5.2.1.2. S/D extrinsic resistance 
As the channel resistance continues to decrease with the scaling of channel length, 
the parasitic resistance, comprised of the metal/semiconductor contact resistance and S/D 
extension resistance, can become an important fraction in the total device resistance. 
Indeed, for deeply scaled devices the area of S/D contacts becomes smaller due to limited 
S/D footprints, and can result in larger contact resistance. It is therefore essential to 
minimize the extrinsic resistance in order to achieve high performance in aggressively 
 
scaled devices. For example, in the tri
22 nm node, it is instrumental to use 
of external resistance to overall device performance, as shown in Fig. 5
Figure 5-1. TEM image of th
node. The RSD is deposited by SiGe epitaxy. (Figure adapted from Ref. 
On the other hand, due to the 
and Fermi level pinning [37], [3
10-4 Ω⋅cm-2 [96]. Various solutions, including laser annealing 
[124], and insertion of interfacial layer 
metal/Ge contact resistivity,
improving FET performance. However in aggressively scaled devices, the doping profile 
achieved using thermally activated or diffused dopants is hard to control, 
in less-sharp n+ regions. The raised S/D (RSD) technology, on the other hand, can 
effectively decrease the S/D contact resistance by enlarging the contact area, and 
provides the shallow and sharp junctions needed to minimize short
[128]. While the RSD process has been demonstrated on planar Ge 
there are no reports of this technology implemented on deeply scaled, mul
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-gate MOSFET structures introduced by Intel in its 
in situ doped, raised S/D (RSD) to reduce the impact 
-1 [7]
 
e raised S/D technology used in Intel’s 22 nm technology 
lower n-type dopant activation levels in Ge 
8], the specific contact resistance (ρc) can be as large as 
[93], spin
[94], [125], have been shown 














FETs. We have developed a process to selectively deposit 
shown in Fig. 5-2.  
Figure 5-2. Proposed process flow for 
on the NW and patterned using PMMA mask and RIE etch. 
is removed before the pattern transfer is complete. (c) Residual LTO is 
removed in HF dip. (d) 
removed and RSD completed. 
The grown Ge NWs are first transferred onto a SiO
of low-temperature oxide (LTO) is conformally deposited. The S/D region is patterned 
using EBL and etching techniques [Fig. 5
UHVCVD chamber, and a highly
NW region in presence of PH
are similar to those of NW082_Ge004, and the resulting layer is expected to have similar 
doping concentration, near 5×
etch and the MOSFET process can be continued hereafter [Fig. 5
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n-Ge on undoped Ge NWs, as 
n-Ge RSD on Ge NWs. (a) LTO is first deposited 
(b) PMMA mask 
n-Ge is grown selectively on the NW. (e) LTO is 
 
2/Si substrate, and a 
-2(a)-(c)]. The sample is then transferred into a 
-doped n-Ge layer is grown selectively atop
3 and GeH4, as shown in Fig. 5-2(d). The growth conditions 
1019 cm-3[129]. The remaining LTO is removed using HF 
-2(e) and Fig. 5
 
thin film 
 the opened 
-3].  
 
Figure 5-3. Selectively grown 
We demonstrate the prospects of the selectively grown 
fabricating the structures into planar Ge 
undoped Ge (100), with resistivity larger than 30 
selective n-Ge growth usin
secondary ion mass spectrometry (ToF
Fig. 5-4. We note that the phosphorous signal is roughly constant until it reaches the 
Ge/Ge interface. It is also observed that there are strong hydrogen and carbon group 
signals at the interface, suggesting possible surf
fabricated into ring-FETs with various channel width/length (W/L) combinations
gate stack comprises of ALD
contacts are formed by EBL and
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n-Ge on a Ge NW. Scale bar is 1 µm. 
n-Ge as RSD by 
n-MOSFETs. The substrate is 
Ω⋅cm. The wafer undergone same 
g the processes described above. We use time
-SIMS) to characterize grown layer, as shown in 
ace contamination. The structures are 
 Al2O3 (EOT = 3.7 nm) and sputter-deposited TaN








Figure 5-4. TOF-SIMS results of selectively grown n-Ge on undoped Ge substrate. The 
phosphorous signal shows a constant level until it reaches the n-Ge/Ge 
interface. The peaks of H- and C- indicate surface contamination at the 
interface. 
 
Figure 5-5. Transfer characteristics of a planar Ge n-FET with RSD. The ON-current is 
larger than 10 µA/µm with a channel length of 20 µm, comparable to state-
of-the-art Ge  planar n-FETs.  
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The devices exhibit high ON-current, larger than 10 µA/µm for a channel length 
of 20 µm. This is comparable with other Ge MOSFETs with S/D formed using spin-on-
dopants [124] or RSD techniques [126]. Note that this set of devices have large OFF-
current, possibly due to the use of an undoped substrate. Nevertheless, the results suggest 
that with highly-doped RSD and an optimized gate stack, Ge NW n-FETs are capable of 
delivering higher ON-current.  
5.2.2. Spin injection in Ge NWs 
5.2.2.1. Crystalline MgO tunnel barrier 
In Chapter 4 we explored Ge NW devices with a wide spread of contact 
resistances, and determined the optimal conditions for lateral spin injection. However it is 
noted that some devices, albeit residing in the optimal conditions for spin injection, did 
not show a measurable spin-valve signal. It is partially attributed to the lack of uniform 
crystallinity of the MgO tunnel barrier, as discussed in Chapter 4.4.2. In order to achieve 
crystalline FM/MgO/Ge heterostructure, the whole stack must be deposited in situ and 
undergone high-temperature annealing processes. The lift-off process, from which we use 
to demonstrate spin-valve effect in Ge NWs, will not be suitable for this purpose, since 
typical EBL resist (e.g. PMMA) cannot tolerate temperature higher than 100°C without 
reflowing. Here we describe a new process flow that can withstand processes that have 
high thermal budget. The F/MgO layer will be deposited first on the NW, and 
subsequently patterned into contacts using inductively coupled plasma (ICP) etching.  
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Figure 5-6. Process flow for NW spin-valve devices with MgO grown at high 
temperature. (a) A SiOx layer is selectively deposited onto the NW, and 
serves as the protection layer in the etching process. (b) Fe/MgO is grown 
at room temperature and annealed at high temperature in situ. A capping 
gold layer is used to prevent oxidation. (c) The hard mask is formed using 
EBL, Ti/Pd deposition and lift-off. (d) Fe/MgO is etched using ICP in Ar 
ambient. (e) The finished structure.     
The process is depicted in Fig. 5-6. First a SiOx layer is patterned on a Ge NW 
using EBL, SiOx evaporation and lift-off [Fig. 5-6(a)]. This SiOx layer is crucial in 
providing protection to the NW in the flowing etching process, since Ge NWs are prone 
to plasma-induced damage. The Fe/MgO layer is then deposited and annealed at high 
temperature to improve the crystallinity of the tunneling stack [Fig. 5-6(b)]. Subsequently 
a Ti/Pd layer is patterned with lift-off process [Fig. 5-6(c)], and acts as the hard mask in 
the ICP etching step [Fig. 5-6(d)]. The finished structure is shown in Fig. 5-6(e).  
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Figure 5-7. Ge NW device with etched contacts. (a) SEM of a NW device fabricated 
using the processes described in Fig. 5-6. (b) The SiOx layer is removed by 
dilute HF, showing that the NW remains intact after plasma etching. Scale 
bar is 2 µm. 
The SEM images in Fig. 5-7 show a NW device fabricated using the processes 
described above. The Co/MgO electrodes are etched using ICP etching, in an Ar ambient 
of 10 mTorr, ICP power of 500 W, and RF power of 50 W. After removing the SiOx with 
dilute HF [Fig. 5-7(b)], we can see that the NW is intact after the etching process. 
In light of the success on the deposition of epitaxial Fe/MgO tunnel barrier on Ge 
(001), we recently started collaboration with the authors in Ref. [117] to grow MgO on 
Ge NWs. The NWs are first transferred onto a SiO2/Si substrate, and subsequently 
deposited with Fe/MgO by molecular beam epitaxy (MBE) using the optimized 
deposition/annealing recipe, as described in Ref. [117]: MgO (1.2 nm) is deposited at 
room temperature and annealed at 500°C for crystallization. The Fe (90 nm) is 
subsequently deposited at room temperature and annealed at 200°C. The samples are 
fabricated in spin-valve devices using the process depicted describe above.   
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Figure 5-8. Electrical I-V data of Ge NW devices with Fe/MgO tunnel contacts. The MgO 
annealing temperature is 500°C in (a) and 200°C in (b). Both have same MgO 
thickness of 1.2 nm. 
An example of a two-point measurement is shown in Fig. 5-8(a). It is noted that 
the current level is low when compared to typical devices with MgO that has not gone 
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through high temperature anneals [129]. The current level also shows a strong 
dependence on temperature; it decreases as temperature lowers. These indicate that the 
NWs are no longer highly doped, possibly due to oxidation during the annealing step. To 
confirm this hypothesis, another set of NW samples are deposited with MgO/Fe using the 
same process, except that this time the MgO is annealed at 200°C instead of 500°C. The 
electrical characterization results, shown in Fig. 5-8 (b), are similar to devices with low 
temperature MgO: current level is high and temperature dependence is weak, consistent 
with highly doped NWs.  
 
Figure 5-9. Two-point magnetoresistance data of a Ge NW spin-valve with MgO 
annealed at high temperatures. 
Typical two-point magnetoresistance of this set of sample is shown in Fig. 5-9. 
The devices exhibit spin-valve effect, showing a low (high) resistance state when the 
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magnetization of contacts are parallel (antiparallel). The MgO thickness shall be 
optimized in order to further increase the signal level.   
5.2.2.2. Spin relaxation mechanisms in Ge NWs 
While the study of spin dynamics in bulk semiconductors can be dated decades 
ago, rigorous theoretical treatment on the spin relaxation mechanisms in the 
semiconductor nanostructures are to be augmented. The intrinsic spin relaxation time due 
to intervalley scattering in nondegenerate Ge is only recently calculated, as described in 
Chapter 3. However there are other mechanisms that need to be considered in NWs, such 
as the spin flipping due to electron-impurity scattering in highly doped semiconductors, 
and structure-induced D’yakonov-Perel’ relaxation expected at the NW surface. Further 
understanding in the physics of semiconductor spin dynamics can help guide the design 
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